TTL 74109
Abstract: PIN CONFIGURATION 74109 853051 8530510 74LS109A
Contextual Info: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com plementary Q and 5 outputs.
|
OCR Scan
|
ls109a1n9161n3064500ns+5ttl 74109pin configuration 74109853051853051074ls109a
|
PDF
|
TTL 74109
Abstract: 8530510 74109 PIN CONFIGURATION 74109
Contextual Info: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 0 9 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, S e t and R eset inputs; also com
|
OCR Scan
|
ls109a74ls109a33mhz70pulse+7500ns1n9161n3064ttl 74109853051074109pin configuration 74109
|
PDF
|
ic 74109
Abstract: TTL 74109 PIN CONFIGURATION 74109 8 pin dip j k flipflop ic
Contextual Info: 74109 , LS109 A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION TYPE The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com
|
OCR Scan
|
ls10974ls109a33mhzn74109ll+5500nsic 74109ttl 74109pin configuration 741098 pin dip j k flipflop ic
|
PDF
|
