MNA22 Search Results
MNA22 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
NA32Contextual Info: Multi-Layer Ceramic Chip Capacitor Array MNA Series Two or four multi-layer ceramic chip capacitors are fabricated on a single chip. Good solderability and small foot print reduce cost and space. #Dim enslons list Unit : mm MNA24 MNA22 Part No. MNA32 MNA34 |
OCR Scan |
mna22mna24mna32mna34+4 | |
dhvqfn14
Abstract: 74AHCT08D NXP 74AHC08 74AHC08BQ 74AHC08D 74AHC08PW 74AHCT08 74AHCT08D 74AHCT08PW JESD22-A114E
|
Original |
74ahc0874ahct08jesd22-a114ejesd22-a115-a+7 | |
|
Contextual Info: 74LVC1G08 Single 2-input AND gate Rev. 9 — 9 December 2011 Product Specification 1. General description The 74LVC1G08 provides one 2-input AND function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. |
Original |
74lvc1g08771-lvc1g08gwdg12574lvc1g08gw/dg | |
74AHC2G08
Abstract: 74AHC2G08DC 74AHC2G08DP 74AHCT2G08 74AHCT2G08DC 74AHCT2G08DP JESD22-A114E
|
Original |
74ahc2g0874ahct2g08jesd22-a114ejesd22-a115-a+5 | |
21A1
Abstract: 74LV125DB 74HC125 74HCT125 74LV125 74LV125D 74LV125N 74LV125PW JESD22-A114E
|
Original |
74lv12574hc12574hct12521a1+5 | |
AHCT32
Abstract: 74AHC32 74AHC32BQ 74AHC32D 74AHC32PW 74AHCT32 TSSOP14
|
Original |
74ahc3274ahct32eia/jesd22-a114eeia/jesd22-a115-a+5 | |
74AUP2G125
Abstract: 74AUP2G125DC 74AUP2G125GT JESD22-A114E JESD78
|
Original |
74aup2g12574aup2g125dc74aup2g125gtjesd22-a114e+1 | |
74LVC2G86
Abstract: 74LVC2G86DC 74LVC2G86DP 74LVC2G86GM 74LVC2G86GT
|
Original |
74lvc2g8674lvc2g86dc74lvc2g86dp74lvc2g86gm+1 | |
74LVC2G32
Abstract: 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT XSON8 SOT1116
|
Original |
74lvc2g3274lvc2g32dc74lvc2g32dp74lvc2g32gm+3 | |
74LVC2G32
Abstract: 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT MO-187 VSSOP8
|
Original |
74lvc2g3274lvc2g32dc74lvc2g32dp74lvc2g32gm+3 | |
74ALVC125
Abstract: 74ALVC125D 74ALVC125PW TSSOP14
|
Original |
74alvc125jesd8b/jesd36sca74613508/01/pp16+3 | |
|
Contextual Info: 74AHC2G32; 74AHCT2G32 Dual 2-input OR gate Rev. 01 — 23 February 2004 Product data sheet 1. General description The 74AHC2G/AHCT2G32 is a high-speed Si-gate CMOS device. This device provides two 2-input OR gates. 2. Features • Symmetrical output impedance |
Original |
74ahc2g3274ahct2g3274ahc2g/ahct2g32eia/jesd22-a114-a+4 | |
|
Contextual Info: 74AUP2G08 Low-power dual 2-input AND gate Rev. 5 — 1 December 2011 Product data sheet 1. General description The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall |
Original |
74aup2g08 | |
|
Contextual Info: 74AUP1G08 Low-power 2-input AND gate Rev. 4 — 15 November 2011 Product data sheet 1. General description The 74AUP1G08 provides the single 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall |
Original |
74aup1g08 | |
|
|
|||
|
Contextual Info: 74LVC08A Quad 2-input AND gate Rev. 6 — 16 December 2011 Product data sheet 1. General description The 74LVC08A provides four 2-input AND gates. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. |
Original |
74lvc08ajesd8-c/jesd36jesd22-a114fjesd22-a115-b+1 | |
|
Contextual Info: 74LV86 Quad 2-input exclusive-OR gate Rev. 03 — 27 November 2007 Product data sheet 1. General description The 74LV86 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC86 and 74HCT86. The 74LV86 provides a quad 2-input exclusive-OR function. |
Original |
74lv8674hc8674hct86jesd22-a114e+1 | |
74LVC125A
Abstract: 74LVC125AD 74LVC125ADB 74LVC125APW
|
Original |
74lvc125asca74613508/03/pp1674lvc125ad+2 | |
74HC08
Abstract: 74HCT08 74HC08D 74HC08DB 74HC08N 74HCT08D 74HCT08N 74HC08PW
|
Original |
74hc0874hct0874hc/hct08eia/jesd22-a114-a+9 | |
MNA220
Abstract: 74ALVC08 74ALVC08BQ 74ALVC08D 74ALVC08PW DHVQFN14 TSSOP14 JESD87
|
Original |
74alvc08jesd8b/jesd36ot108-1076e06+8 | |
11851
Abstract: 74LVC2G86 74LVC2G86DP
|
Original |
74lvc2g86sca75r20/01/pp1211851+1 | |
|
Contextual Info: 74AHC2G32; 74AHCT2G32 Dual 2-input OR gate Rev. 3 — 14 May 2013 Product data sheet 1. General description The 74AHC2G32; 74AHCT2G32 is a high-speed Si-gate CMOS device. The 74AHC2G32; 74AHCT2G32 provides two 2-input OR gates. 2. Features and benefits Symmetrical output impedance |
Original |
74ahc2g3274ahct2g32jesd22-a114ejesd22-a115-a+2 | |
ESD 141Contextual Info: 74AUP2G125 Low-power dual buffer/line driver; 3-state Rev. 10 — 8 February 2013 Product data sheet 1. General description The 74AUP2G125 provides the dual non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input nOE . A HIGH level at pin nOE |
Original |
74aup2g125esd 141 | |
|
Contextual Info: 74LVC125A Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 5 — 8 February 2012 Product data sheet 1. General description The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs nY that are controlled by the output enable input (nOE). A HIGH at nOE causes the |
Original |
74lvc125ajesd8-b/jesd36 | |
74LVC1G08GV
Abstract: 74LVC1G08 74LVC1G08GM 74LVC1G08GW
|
Original |
74lvc1g08jesd8b/jesd36sca76r20/05/pp15+3 | |