7400series
Abstract: cmos logic 7400 series 7400 family TTL 7400-series EPM5016
Contextual Info: The Complete Industry-Standard Programm able Logic Family MAX 5000 EPLDs 384 EPM5192 tpp = 25 ns - C/> 0> .c o 3 08 EPM5128 tpp —25 ns 256 CO Q. A EPM5130 tpp —25 ns O / ca> D EPM5064, tPD = 25 ns 128 ▲ EPM5032, tPD = 15 ns 64 ▲ EPM5016, tPD = 15 ns
|
OCR Scan
|
epm5192epm5128epm5130epm5064+9epm5032epm501620-pin100-pin500-gate7400seriescmos logic 7400 series7400 family ttl7400-series
|
PDF
|
EPM5130
Abstract: 100-Pin Package Pin-Out Diagram D2-3401 EPM 5130
Contextual Info: EPM5130 EPLD □ □ Features □ □ □ □ □ □ □ High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 m acrocells optim ized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+7100-pin84-pinin100-pinalted001100-pin package pin-out diagramd2-3401epm 5130
|
PDF
|
EPM5128LC
Abstract: epm5128jc MPM5128LC
Contextual Info: MPLDs Mask-Programmed Logic Devices Data Sheet September 1991, ver. 1 □ □ □ Features □ □ □ □ □ □ General Description Masked versions of EPLD designs Reduced cost for large-volume applications Available for EP1810, EPM5032, EPM5064, EPM5128, EPM5130,
|
OCR Scan
|
ep1810epm5032epm5064epm5128+6epm5130epm5192eps464epm5128lcepm5128jcmpm5128lc
|
PDF
|
EPM5130
Abstract: J-Lead, EPM5128 APPLICATION NOTE ALTERA MAX 5000 MAX5000 macrocell Altera EPM5128 EPM5064-1
Contextual Info: MAX 5000 M M M & Programmable Logic Device Family , J a n u a r y 1 9 9 8 . v e r. 4 F e a tu re s . D a ta S h e e t m • ■ ■ Table 1. MAX5000 Device Features EPM5032 EPM5064 EPM5128 EPM5130 EPM5192 Usable gates 600 1,250 2,500 2,500 3,750 Macrocells
|
OCR Scan
|
5000architecture28-pin100-pin15-ns+984-pinepm5192epm5130j-leadepm5128 application notealtera max 5000max5000 macrocellaltera epm5128epm5064-1
|
PDF
|
EPM5130
Abstract: EPM5130A-15 74N10
Contextual Info: EPM5130 EPLD Features • ■ ■ ■ ■ ■ ■ ■ ■ High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 macrocells optimized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+4100-pin84-pinepm5130a-1574n10
|
PDF
|
EPM5130
Contextual Info: EPM5130 EPLD □ High-density 128-macrocell general-purpose MAX 5000 EPLD □ 128 macrocells optim ized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components □ High pin count for 16- or 32-bit data paths □ 256 shareable expander product terms
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit |
PDF
|
EPM5130
Abstract: LD128
Contextual Info: EPM5130 EPLD Features □ □ □ □ □ □ u □ High-density 128-macrocell general-purpose M A X 5000 E P L D 128 m acrocells optim ized for pin-intensive applications, easily integrating over 60 T T L M SI and SSI components H igh pin count for 16- or 32-bit data paths
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+1ld128
|
PDF
|
EPM5130
Contextual Info: MPM5130 MPLD □ Features □ □ □ □ □ □ □ General Description CMOS, M ask-Program m ed Logic Device MPLD capable of implementing high-density custom logic functions High-volume replacement for EPM5130 EPLD designs Zero-power operation (typically 25 |iA standby)
|
OCR Scan
|
mpm5130epm5130100-pin |
PDF
|
epm5130
Abstract: EPM5016
Contextual Info: MPM5130 MPLD □ IJ □ J J □ □ J G S f lG r â l . . Description C M O S , M ask- Pro g ra m m e d Lo g ic D e v ic e M P L D cap ab le of im plementing high-density custom logic functions High-volume replacement for EPM5130 E P L D designs Zero-power operation (typically 25 ¡aA standby)
|
OCR Scan
|
mpm5130epm5130100-pinpage254+1epm5016
|
PDF
|
EP320DM
Abstract: EP600DM883B EPM5128GM883B EP320DM883B EP1800GM883B EP1800GM ep310dm883b EP600DM EP910dm EP1810GM883B
Contextual Info: Military Products / A 1 b Data Sheet September 1991, ver. 2 In trO d U C tiO n T ab les 1 throu gh 7 p ro v id e inform ation on m ilitary-tem p eratu re-ran g e, M I L - S T D - 8 8 3 B - q u a l i f i e d , a n d D E S C i l’ L D s. F o r d e t a ile d i n f o r m a t i o n , re fe r
|
OCR Scan
|
ep1810jm883b90611xxla90611xxxa89468xxyc+1489468xxxaepm5032dm883bepm5032jm883bepm5128gm883bepm5128jm883bep320dmep600dm883bep320dm883bep1800gm883bep1800gmep310dm883bep600dmep910dmep1810gm883b
|
PDF
|
J-Lead, QFP ceramic
Abstract: IC 7400 SERIES book EPM 5192
Contextual Info: M A X 5000 Programmable Logic Device Family March 1995, ver. 2 Features. D a ta she et • ■ ■ ■ ■ ■ ■ Advanced M ultiple Array M atrix MAX 5000 architecture com bining speed and ease-of-use of PAL devices w ith density of program m able gate arrays
|
OCR Scan
|
28-pin100-pin10-ns125-mhz+3j-lead, qfp ceramicic 7400 series bookepm 5192
|
PDF
|
7483 adder/subtractor
Abstract: ic 7483 full adder ttl 7483 FULL ADDER of IC 7483 7483 full adder 7483 adder
Contextual Info: Understanding MAX 5000 & Classic Timing January 1998, ver. 2 Introduction A pplication Note 78 Altera devices provide performance that is consistent from simulation to application. Before programming a device, you can determine the worstcase timing delays for any design. You can calculate propagation delays
|
OCR Scan
|
7483 adder/subtractoric 7483 full adderttl 7483 full adderof ic 7483+27483 full adder7483 adder
|
PDF
|
XC3030-70PC84C
Abstract: EPM5128LC EP330PC-15 A1020 transistor A1010B-PL68C EPM5128GM EP330PC15 EP330PC XC3042-70PC84C A1020A-PL84C
Contextual Info: ULCt Cross-Reference Matra MHS Cross reference list of devices supported for ULC conversion is not exhaustiv as new devices are added regularly. Additional devices not shown in this list, may also be supported. MHS encourages you to contact your local TEMIC sales representative
|
Original
|
a1010a-pl44ca1010b-pl44culc/a101044-plcc+15a1010a-pl44ia1010b-pl44ia1010a-1pl44ca1010b-1pl44ca1020a-1pl44cxc3030-70pc84cepm5128lcep330pc-15a1020 transistora1010b-pl68cepm5128gmep330pc15ep330pcxc3042-70pc84ca1020a-pl84c
|
PDF
|
EPM7032VLC44-12
Abstract: low pass fir Filter VHDL code epf10k100efi484-2 TQFP-100 footprint HP 3070 series 2 specification HP 3070 Tester EPF10K50EFI256-2 EPF10K50EQI240-2 epm3032 EPM7032VLC44-15
Contextual Info: & News Views Third Quarter, August 1999 The Programmable Solutions Company Newsletter for Altera Customers MAX 7000B Devices Provide Solutions for High-Performance Applications The feature-rich, product-term-based MAX® 7000B devices offer propagation delays
|
Original
|
7000bjes20epm7512b100-pin+13144-pin208-pin256-pinepm7032vlc44-12low pass fir filter vhdl codeepf10k100efi484-2tqfp-100 footprinthp 3070 series 2 specificationhp 3070 testerepf10k50efi256-2epf10k50eqi240-2epm3032epm7032vlc44-15
|
PDF
|
|
|
EPF6016TC144-3
Abstract: relay Re 04501 re 04501 relay USART 8251 lms algorithm using vhdl code C8251 NEC RELAY 10PIN 5V 8251 uart vhdl PDN9516 verilog code for Modified Booth algorithm
Contextual Info: Newsletter for Altera Customers ◆ Second Quarter ◆ May 1998 Altera Unveils FLEX 10KE Devices Altera recently unveiled enhanced versions of FLEX ␣ 10K embedded programmable logic devices— FLEX 10KE devices. Fabricated on a 0.25-µm, five-layer-metal process with a 2.5-V core, FLEX 10KE
|
Original
|
epf10k100bepf6016tc144-3relay re 04501re 04501 relay+7usart 8251lms algorithm using vhdl codec8251nec relay 10pin 5v8251 uart vhdlpdn9516verilog code for modified booth algorithm
|
PDF
|
D431000
Abstract: INTEL 87C196 USER MANUAL D75304GF AIC6360Q d431000agw aic-6360 INTEL PLCC 68 dimensions AIC-6360Q d431000ag NEC uPD71054
Contextual Info: IC Test Clips Test Clip Selection Made Easy To select the Pomona IC Test Clip specifically designed for your chip, find the table for your chip type and follow the selection procedure outlined in this section. SSOP/QSOP JEDEC QFP Pomona IC Test Clips are uniquely designed to provide
|
Original
|
sn74f32depm5032tmc1171tmpn3120+11hm628128d431000agwd431000intel 87c196 user manuald75304gfaic6360qaic-6360intel plcc 68 dimensionsaic-6360qd431000agnec upd71054
|
PDF
|
PLMG7192-160
Abstract: 6000FLEX PLMT7000-44 PLMJ1213 ep910 ieee PLMG5130A PLMT1064 PLMG5192A PLMJ7000-84 PLMG5128A
Contextual Info: 開発ツール セレクタ・ガイド January 1999 アルテラのプログラマブル・ロジック開発ツールの概要 アルテラは業界でもっとも高速でもっともパワフルな、そしてもっ とも柔軟性の高いプログラマブル・ロジック開発用ソフトウェアとプ
|
Original
|
20kflex10kflex6000flex8000max+159000max7000max5000classicsystem/600019871993vhdlverilogquartus1999plmg7192-160plmt7000-44plmj1213ep910 ieeeplmg5130aplmt1064plmg5192aplmj7000-84plmg5128a
|
PDF
|
Device-List
Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
Contextual Info: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which
|
Original
|
all-11z86e73z86e83z89371+14adp-z89371/-plz8e000adp-z8e001z8e001device-listcf745 04 p24lc211lattice im4a3-32cf775 microchip29f008im4a3-64ks24c01ep320ipcall-11p2
|
PDF
|
EPM5130
Abstract: EPM5064 MC3334 44 pin plcc socket program EPM5032 EPMS128 EPM5064-1
Contextual Info: MAX 5000 Programmable Logic Device Family Jan ua ry 1998. ver. 4 F e a tu r e s . Data S heet • ■ ■ ■ ■ ■ ■ ■ Advanced M ultiple A rray MatriX MAX® 5000 architecture combining speed and ease-of-use of PAL devices w ith the density of
|
OCR Scan
|
28-pin100-pin15-nsepm5192+884-pinepm5130epm5064mc333444 pin plcc socketprogram epm5032epms128epm5064-1
|
PDF
|
EPM5130
Abstract: D1398
Contextual Info: EPM 5130 EPLD High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 macrocells optimized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture tPD as fast as 15 ns Counter frequencies up to 83.3 MHz
|
OCR Scan
|
128-macrocell32-bit16-bit100-pin+584-pinsts372d004247epm5130d1398
|
PDF
|
EPM5128GM
Abstract: EPM5128GC EPM5128JC EPM5032DC EPM5128GC-1 epm5130qc EPM5130QC-2 EPM5032DC-20 EPM5032DC-15 EPM5130LC
Contextual Info: MAX 5000 Programmable Logic Device Family May 1999, ver. 5 Features. Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ Advanced Multiple Array MatriX MAX® 5000 architecture combining speed and ease-of-use of PAL devices with the density of programmable gate arrays
|
Original
|
28-pin100-pin15-nsepm5032pc-17+14epm5032sc-15epm5032sc-17epm5032sc-20epm5032sc-25epm5128gmepm5128gcepm5128jcepm5032dcepm5128gc-1epm5130qcepm5130qc-2epm5032dc-20epm5032dc-15epm5130lc
|
PDF
|
EPM5130
Abstract: EPM5016
Contextual Info: E P M 5016 to E P M 5192 E PLD s High-Speed, High-Density MAX 5000 Devices Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ Complete family of CMOS EPLDs solves design tasks ranging from fast 20-pin address decoders to 100-pin LSI custom peripherals.
|
OCR Scan
|
20-pin100-pin15-nsepm5130+1epm5016
|
PDF
|
programming manual EPLD EPS448
Abstract: Altera EPM5128 EPM7064-12 leap u1 EP-900910 PLE3-12a tcl tv circuit altera eplds EP610 "pin compatible" ALTERA MAX 5000
Contextual Info: Data Book TENTH ANNIVERSARY A Decade of Leadership A u g u s t 1993 Data Book August 1993 A-DB-0793-01 Altera, MAX, and M A X+PLUS are registered trademarks of Altera Corporation. The following, among others, are trademarks of Altera Corporation: AHDL, M AX+PLUS II, PL-ASAP2, PLDS-HPS, PLS-ADV, PLS-ES, PLS-FLEX8, PLS-FLEX8/H P, PLS-FLEX8/SN , PLS-HPS, PLS-STD, PLS-W S/H P,
|
OCR Scan
|
-db-0793-01ep330ep610ep610a+16ep610tep910ep910aep910tep1810ep1810tprogramming manual epld eps448altera epm5128epm7064-12leap u1ep-900910ple3-12atcl tv circuitaltera epldsep610 "pin compatiblealtera max 5000
|
PDF
|
EPF10K10
Abstract: EPF10K100 EPF10K20 EPF10K30 EPF10K40 EPF10K50 EPF10K70 EPF8282A EPF8282AV ALTERA MAX 5000
Contextual Info: June 1996, ver. 3 Introduction Data Sheet This selection guide lists the available system-level features and devices from Altera: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ f Component Selection Guide System-level features FLEX 10K devices FLEX 8000 devices
|
Original
|
epm7128eepm7160eepm7128sepm7160s+12epm7192eepm7256eepf10k10epf10k100epf10k20epf10k30epf10k40epf10k50epf10k70epf8282aepf8282avaltera max 5000
|
PDF
|
