BT8222 Search Results

GG1Q

Contextual Info: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram o f the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission

16V8H-7

Abstract: i3 i5 i7 processor Q11 DPDT ck06 16v8h xmtd ALCO Switch D25D TP10 B1021
Contextual Info: Brooktree Bt8222EVM Schematic J17 BDAT15 A DGND BDAT14 BDAT13 B ABUF6 ABUF5 ABUF4 ABUF3 ABUF2 NBE1 DGND R80 10K ABUF7 BWNR DNADS NCS_8220 10K FCTRL_IN7 FCTRL_IN6 FCTRL_IN5 FCTRL_IN4 FCTRL_IN3 FCTRL_IN2 FCTRL_IN1 FCTRL_IN0 FDATIN8 +5V DGND FDATIN7 FDATIN6 FDATIN5

AN305

Abstract: APP305 DS2151 DS2153
Contextual Info: Maxim > App Notes > TELECOM Keywords: Bt8221, Bt8222, UTOPIA May 01, 2001 APPLICATION NOTE 305 DS2151, DS2153 Interfacing to the Brooktree Bt8221 and Bt8222 Abstract: This application note shows connection of the DS2151 T1 single chip transceiver and DS2153 E1

L8222

Abstract: OQ 051
Contextual Info: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram of the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission

DS2151

Abstract: DS2153 Brooktree
Contextual Info: COMMUNICATIONS CIRCUITS Application Note 433: May 01, 2001 App Note 305: DS2151, DS2153 Interfacing to the Brooktree Bt8221 and Bt8222 This application note shows connection of the DS2151 T1 single chip transceiver and DS2153 E1 single chip transceiver to the Brooktree Bt8221 and Bt8222 ATM Receiver/Transmitter

N8222

Abstract: 28-22-21 bt8222
Contextual Info: Bt8222 ATM Transmitter/Receiver with UTOPIA Interface The Bt8222 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI

Contextual Info: 4.0 Electrical and Mechanical Specifications This chapter discusses the electrical specifications of the Bt8222, such as power requirements, temperature ranges, DC characteristics and timing. A mechanical drawing and pinout with pin descriptions are included.

ssy 1920

Abstract: L8222
Contextual Info: llOii 1.0 Product Description - The Bt8222 ATM Physical Interface PHY) device is a receiver/transmitter which converts several types of frames to ATM cells and vice versa. The device contains framers for DS3, E3, E4, STS-1, STS-3c nd STM-1. This chapter provides an

A23 1101 01A

Abstract: E1-PCM-30 Bt8370KPF RJ48C EE - 19c TRANSFORMER E1-PCM-30 ch chips 65554 RDL2 MC68302 TR-303
Contextual Info: Bt8370/75/76 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/75/76 is a family of single-chip transceivers for T1/E1 and Integrated Distinguishing Features Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip ! Single-chip T1/E1 framer with short/long

Contextual Info: fax id: 5018 PRELIMINARY C'i- C Y7 B9514V 3.3V Quad PMD ATM Transceiver • 100 pin TQFP Features SONET/SDH and ATM Compatible Clock and data recovery from 51.84- or 155.52-MHz data stream 155.52-MHz clock multiplication from 1 9.44-MHz source 51.84-MHz clock multiplication from 6.48-MHz source

parallel to serial conversion

Abstract: BT8222 CY7B9514V PM5345 WAC-413
Contextual Info: fax id: 5018 ADVANCED INFORMATION CY7B9514V Quad PMD ATM Transceiver Features • SONET/SDH and ATM Compatible • Clock and data recovery from 51.84- or 155.52-MHz datastream • 155.52-MHz clock multiplication from 19.44-MHz source • 51.84-MHz clock multiplication from 6.48-MHz source

SH 6770

Contextual Info: 1.0 Product Description 1.1 Overview The B t8 2 l5 is a bidirectional buffer with a 36-bit bidirectional port and 9-bit uni­ directional ports that can be configured to transfer iixed-length cells. Bach direc­ tion can store up to 512 36-bit words. This part, therefore, replaces eight

BT8233EHFB

Abstract: 5969b l8233
Contextual Info: R O C K W E L L Network access S E M I C O N D U C T O R Bt8233 ATM ServiceSAR with S Y S T E M S xBR Traffic Management datasheet PROVIDING HIGH SPEED MULTIMEDIA CONNECTIONS September 1998 Bt8233 ATM ServiceSAR with xBR Traffic Management The Bt8233 Service Segmentation and Reassembly Controller integrates in a single

ANSI T1.102-93

Abstract: processor cross reference 8051
Contextual Info: Bt8370/8375/8376 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip

I960CA

Abstract: CRC10 RS8234 RS8250 on-demand multicast messages
Contextual Info: RS8234 ATM ServiceSAR Plus with xBR Traffic Management The RS8234 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and

bip 109

Abstract: 78P7200 CN8223 CN8223EPF
Contextual Info: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI

I960CA

Abstract: CN8236 CX28250EVM Bt8223
Contextual Info: CN8236 ATM ServiceSAR Plus with xBR Traffic Management The CN8236 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA level 1 or 2 interface with service-specific functions in a single package for AAL0, 3/4, and 5 operations.

BT8222KPF

Abstract: atm header error checking 78P7200 CN8223 CN8223EPF e3 frame formatter
Contextual Info: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI

Contextual Info: RS8235 Endstation ATM ServiceSAR with xBR Traffic Management The RS8235 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and

Contextual Info: Bt8370/75/76 Fully Integrated T1/E1 Framer and Line Interface Distinguishing Features • Single-chip T1/E1 framer with short/long The Bt8370/75/76 is a family of single-chip transceivers for T1/E1 and Integrated haul physical line interface Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or

BSDL siemens

Abstract: IC 351 336 305 control IC 391 DS2172 IC CHIP 348 DS2141A DS2151 DS2152 DS2155
Contextual Info: Application Note 300 Telecom Application Notes Index www.maxim-ic.com INTRODUCTION Telecom application notes can be found in the numerical listing. This index is updated periodically to show by category what is in the numerical listing. There may be application notes in the numerical listing that are not yet

Contextual Info: RS8235 Endstation ATM ServiceSAR with xBR Traffic Management The RS8235 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and

CN8234

Abstract: BT82
Contextual Info: RS8234 ATM ServiceSAR Plus with xBR Traffic Management The RS8234 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and

syn 7580

Abstract: 80960CA intel 8212 data sheet BSDE diode marking code 4n TPS 1028 1840H bicon TTL catalog Bt8215EPF
Contextual Info: Bt8215 Bidirectional Cell Buffer The Bt8215 Bidirectional Cell Buffer simplifies full-duplex communication between a 32-bit wide system bus and a 8-bit duplex peripheral bus. The buffer depth in each direction is 2048 bytes and can easily be expanded with off-theshelf FIFO parts. Special modes for buffering ATM cells are included.