APEX20KE Search Results

APEX20KE Datasheets (4)

Filter by Manufacturer

Altera

Part	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
APEX 20KE	Altera	SB 55: APEX 20KE PCI Starter & Development Kit	Original	PDF	780.3KB	3
APEX 20KE	Altera	New APEX 20KE Device Ordering Codes	Original	PDF	81.78KB	2
APEX 20KE	Altera	APEX 20KE PCI Development Board Data Sheet	Original	PDF	437.88KB	40
APEX20KE	Altera	PIB 29: LVDS Comparision: APEX 20KE vs. Virtex-E Devices	Original	PDF	292.82KB	24

APEX20KE Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
CY7C1302V25 Abstract: CY7C1304V25 APEX20KE QDR cypress burst of two Contextual Info: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher	Original	apex20ke cy7c1302v25 cy7c1304v25 qdr cypress burst of two	PDF
APEX20KE Abstract: CY7C1302V25 CY7C1304V25 RPS for atm Contextual Info: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher	Original	apex20ke tabl2001 cy7c1302v25 cy7c1304v25 +1rps for atm	PDF
40MHZ Abstract: APEX20K APEX20KE tcl script ModelSim Contextual Info: Scripting with Tcl November 1999, ver. 2.0 Introduction Application Note 118 Developing and running tool command language Tcl scripts in the QuartusTM software allows designers to perform a wide range of simple or complex functions, such as compiling a design or writing procedures to	Original	40mhz apex20k apex20ke tcl script modelsim	PDF
verilog code for amba ahb bus Abstract: verilog code for amba ahb master excalibur Board Contextual Info: Excalibur Bus Functional Model User Guide July 2002 Version 1.2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-XBUS-1.2 Excalibur Bus Functional Model User Guide Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all	Original	right000000f 0000000f 00000f00 000f0000 +40f000000 verilog code for amba ahb bus verilog code for amba ahb master excalibur board	PDF
APEX20KE Abstract: ModelSim 5.4e Contextual Info: Using ModelSim-Altera in a Quartus II Design Flow December 2002, ver. 1.2 Introduction Application Note 204 This application note is a getting-started guide to using ModelSimR-Altera software in AlteraR programmable logic device PLD design flows. Proper functional and timing simulation is important to ensure design	Original	apex20ke modelsim 5.4e	PDF
AMBA ahb bus protocol Abstract: verilog code for ahb bus slave ahb wrapper verilog code excalibur Board Contextual Info: Excalibur Bus Functional Model User Guide July 2002 Version 1.2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com UG-XBUS-1.2 Excalibur Bus Functional Model User Guide Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all	Original	000000f 0000000f 00000f00 000f0000 +50f000000 amba ahb bus protocol verilog code for ahb bus slave ahb wrapper verilog code excalibur board	PDF
82c54 verilog code Abstract: verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code D8254 binary multiplier Verilog code APEX20K APEX20KC FLEX10KE Contextual Info: D8254 Programmable Interval Timer ver 1.08 OVERVIEW The D8254 is a programmable interval timer/counter, binary compatible with industry standard 82C54. The D8254 solves one of the most common problems in any microcomputer system, the generation of accurate	Original	d8254 82c54 82c54 verilog code verilog code for 16 bit binary multiplier +7binary multiplier vhdl code vhdl code for 8 bit bcd counter processor control unit vhdl code binary multiplier verilog code apex20k apex20kc flex10ke	PDF
vhdl code for Clock divider for FPGA Abstract: verilog code divide floating point verilog verilog code for floating point unit IEEE-754 vhdl code of floating point unit APEX20K APEX20KC APEX20KE FLEX10KE Contextual Info: DFPDIV Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every	Original	ieee754 ieee-754 vhdl code for clock divider for fpga verilog code divide +7floating point verilog verilog code for floating point unit vhdl code of floating point unit apex20k apex20kc apex20ke flex10ke	PDF
verilog code for floating point multiplication Abstract: verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE DP8051XP FLEX10KE Contextual Info: DP8051XP Pipelined High Performance 8-bit Microcontroller ver 4.05 OVERVIEW DP8051XP is a ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed	Original	dp8051xp verilog code for floating point multiplication verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl +6ieee floating point alu in vhdl cordic altera apex20k apex20kc apex20ke flex10ke	PDF
bosch can 2.0B Abstract: DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE Contextual Info: DCAN Configurable CAN Bus Controller ver 1.01 ● Last Error Code The DCAN is a stand-alone controller for the Controller Area Network CAN widely used in automotive and industrial applications. DCAN conforms to Bosch CAN 2.0B specification (2.0B Active). Core has simple CPU interface	Original	apex20kc apex20ke apex20k flex10ke +732-bit bosch can 2.0b dpram bosch can vhdl bosch can bosch d_can bosch	PDF
8051 16bit addition, subtraction Abstract: verilog code for alu and register and ram and int 80C51 APEX20K APEX20KC APEX20KE DP8051 DP8051CPU DP8051XP FLEX10KE Contextual Info: DP8051 Pipelined High Performance 8-bit Microcontroller ver 4.03 OVERVIEW DP8051 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed	Original	dp8051 8051 16bit addition, subtraction verilog code for alu and register and ram and int 80c51 +6apex20k apex20kc apex20ke dp8051cpu dp8051xp flex10ke	PDF
ALU vhdl code Abstract: verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390 DP80390CPU DP8051 FLEX10KE Contextual Info: DP80390 Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The	Original	dp80390 alu vhdl code verilog code for serial multiplier 80c51 +6apex20k apex20kc apex20ke dp80390cpu dp8051 flex10ke	PDF
vhdl code for phase shift Abstract: verilog code for 8 bit shift register vhdl code for spi vhdl code for 8 bit shift register vhdl spi interface DSPIS vhdl code for spi controller implementation on vhdl code for clock phase shift APEX20K APEX20KC Contextual Info: DSPIS Serial Peripheral Interface –Slave ver 1.01 OVERVIEW The DSPIS is a fully configurable SPI ma slave device, designated to operate with passive devices like memories, LCD drivers etc. The DSPIS allows user to configure polarity and phase of serial clock signal SCK.	Original	vhdl code for phase shift verilog code for 8 bit shift register vhdl code for spi vhdl code for 8 bit shift register +6vhdl spi interface dspis vhdl code for spi controller implementation on vhdl code for clock phase shift apex20k apex20kc	PDF
verilog code for floating point multiplication Abstract: vhdl code for cordic cosine and sine vhdl code for cordic VHDL code for floating point addition verilog code for floating point division vhdl code for cordic multiplication program for 8051 16bit square root verilog code for single precision floating point multiplication 8051 16bit addition, subtraction CORDIC sine cosine float altera Contextual Info: DFPMU Floating Point Coprocessor ver 2.05 OVERVIEW DFPMU is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematic computations. DFPMU directly replaces C software functions, by equivalent, very fast hardware operations,	Original	dp8051 32-bit verilog code for floating point multiplication vhdl code for cordic cosine and sine +8vhdl code for cordic vhdl code for floating point addition verilog code for floating point division vhdl code for cordic multiplication program for 8051 16bit square root verilog code for single precision floating point multiplication 8051 16bit addition, subtraction cordic sine cosine float altera	PDF

verilog code for 32 bit AES encryption Abstract: vhdl code for aes decryption vhdl code for AES algorithm verilog code for image encryption and decryption verilog code for 128 bit AES encryption vhdl code for aes vhdl code for aes image encryption and decryption vhdl code for aes 192 encryption block diagram simplex Voice encryption Contextual Info: CS5265/75 TM AES Simplex Encryption/Decryption Cores Virtual Components for the Converging World The CS5265 and CS5275 Simplex AES encryption/decryption1 cores are designed to achieve data privacy in digital broadband, wireless, and multimedia systems. These high performance application specific cores support	Original	cs5265/75 cs5265 cs5275 ds5265/75 +10verilog code for 32 bit aes encryption vhdl code for aes decryption vhdl code for aes algorithm verilog code for image encryption and decryption verilog code for 128 bit aes encryption vhdl code for aes vhdl code for aes image encryption and decryption vhdl code for aes 192 encryption block diagram simplex voice encryption	PDF
QII53002-7 Abstract: ram memory testbench vhdl code atom compiles Contextual Info: 3. Synopsys VCS Support QII53002-7.1.0 Introduction This chapter is an overview about using the Synopsys VCS software to simulate designs that target Altera FPGAs. It provides a step-by-step explanation of how to perform functional register transfer level RTL	Original	qii53002-7 ram memory testbench vhdl code atom compiles	PDF
APEX20KE Abstract: FLEX10KE Contextual Info: リード・ソロモン・コンパイラ MegaCoreファンクション Solution Brief 48 September 2000, ver. 1.0 ターゲット・アプリケーション：ワイヤレス・コミュニケーションサテライト・コミュニケーションファミリ：	Original	20kacextm 10kflex 20kacex 10keflex +2apex20ke flex10ke	PDF
10APEX Abstract: XAPP230 APEX20KE EP20K400E XAPP231 XAPP232 XAPP233 XCV50E Contextual Info: LVDS の比較 2000 年 8 月 ver. 1.0 イントロダクション APEX 20KE vs. Virtex-E Product Information Bulletin 29 LVDS （Low-VoltageDifferentialSignaling）の標準 I /O Input /Output 規格は高速のデータ転送を実現するインタフェースをサポートしています。	Original	20ketm 20kevirtex-e -pib-029-01/j 03-3340-9480fax +810apex xapp230 apex20ke ep20k400e xapp231 xapp232 xapp233 xcv50e	PDF
lvds vhdl Abstract: EP20K400FC672-1X dcfifo EP20K100 EP20K100E EP20K160E EP20K200 EP20K200E EP20K300E EP20K400 Contextual Info: 2001 年 10 月 ver. 2.2 イントロダクション APEX デバイスの ClockLock と ClockBoost 機能の使用方法 Application Note 115 APEXTM 20K デバイスはPLL（ Phase-Locked-Loop）回路を使用した ClockLockTMと ClockBoostTM機能を内蔵しており、性能の向上とクロック周	Original	-an-115-02 03-3340-9480fax lvds vhdl ep20k400fc672-1x +8dcfifo ep20k100 ep20k100e ep20k160e ep20k200 ep20k200e ep20k300e ep20k400	PDF
TI 35X35 BGA 368 BGA Abstract: EPF20K Contextual Info: APEX 20K Programmable Logic Device Family November 1999. ver. 2.05 FeatU r6S D atasheet P re lim in a r y In fo rm a tio n • Industry's first program m able logic device PLD incorporating System -on-a-Program m able-Chip integration M ultiCore™ architecture integrating look-up table (LUT) logic,	OCR Scan	ti 35x35 bga 368 bga epf20k	PDF
INCR16 Abstract: 2a8h ARM922T CP14 CP15 EPXA10 Contextual Info: ARM-Based Embedded Processor PLDs Hardware Reference Manual April 2002 Version 2.0 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-DS-EXCARMD-02.0 ARM-Based Embedded Processor PLDs Hardware Reference Manual Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all	Original	-ds-excarmd-02 incr16 2a8h arm922t +3cp14 cp15 epxa10	PDF
vhdl code for AES algorithm Abstract: verilog code for 128 bit AES encryption vhdl code for aes vhdl code for aes decryption verilog code for image encryption and decryption CS524 CS4191 CS5200 CS5210-40 CS5250-80 Contextual Info: CS5210-40 TM High Performance AES Encryption Cores Virtual Components for the Converging World The CS5210-40 series of encryption cores1 are designed to achieve data privacy and authenticity in digital broadband, wireless, and multimedia systems. These high performance application specific silicon cores support	Original	cs5210-40 cs5250-80 cs5200 ds5210/40 +7vhdl code for aes algorithm verilog code for 128 bit aes encryption vhdl code for aes vhdl code for aes decryption verilog code for image encryption and decryption cs524 cs4191	PDF
EP20K200 Abstract: EP20K200E EP20K300E EP20K400 EP20K400E EP20K100 EP20K100E EP20K160E parallel to serial conversion vhdl IEEE paper Contextual Info: Using the ClockLock & ClockBoost PLL Features in APEX Devices October 2001, ver. 2.2 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes	Original	ep20k200 ep20k200e ep20k300e ep20k400 +5ep20k400e ep20k100 ep20k100e ep20k160e parallel to serial conversion vhdl ieee paper	PDF
ms3400 Abstract: "module compiler" APEX20K APEX20KE 8051 keyboard design methodology Contextual Info: FPGA Express Getting Started Version 3.4, March 2000 Comments? E-mail your comments about Synopsys documentation to doc@synopsys.com Copyright Notice and Proprietary Information Copyright  2000 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary	Original	ms3400 module compiler apex20k apex20ke +18051 keyboard design methodology	PDF

APEX20KE Search Results

APEX20KE Datasheets (4)

APEX20KE Datasheets Context Search

CY7C1302V25

APEX20KE

40MHZ

verilog code for amba ahb bus

APEX20KE

AMBA ahb bus protocol

82c54 verilog code

vhdl code for Clock divider for FPGA

verilog code for floating point multiplication

bosch can 2.0B

8051 16bit addition, subtraction

ALU vhdl code

vhdl code for phase shift

verilog code for floating point multiplication

verilog code for 32 bit AES encryption

QII53002-7

APEX20KE

10APEX

lvds vhdl

TI 35X35 BGA 368 BGA

INCR16

vhdl code for AES algorithm

EP20K200

ms3400