77V011
Abstract: 77V012 77V500 AN-301 V400 V500
Contextual Info: 77V500 Application Note AN-301 Sub Tending Using Priority Levels Notes By Fred Santilo Revisio sion Histo Histo ry May 2, 2001: Initial publication. Introd roducti ction This application note is to be used in conjunction with Application Note 258 SwitchStar Cell-Bus Operation with 2.5Gbps ATM Switch Example.
|
Original
|
77v500an-30177v01177v012+2v400v500
|
PDF
|
256K DPRAM
Abstract: IDT70914 IDT709149 70V261 70V25 70V24
Contextual Info: SYNCHRONOUS DUAL-PORT STATIC RAMS FOR DSP AND COMMUNICATION APPLICATIONS APPLICATION NOTE AN-144 Integrated Device Technology, Inc. By Jeffrey C. Smith ABSTRACT The Sequential Access Random Access Memory The first of the synchronous components to be presented
|
Original
|
an-14470v907970v908970v9269+1270v927971v3071v32170v0570v0670v07256k dpramidt70914idt70914970v26170v2570v24
|
PDF
|
body marking MCL
Abstract: IDT77155 IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 PN100-1 osam marking code
Contextual Info: SWITCHStARTM PRELIMINARY ATM CELL BASED 77V500 1.24Gbps NON-BLOCKING INTEGRATED SWITCH CONTROLLER Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Single chip controller for IDT77V400 Switching Memory One 77V500 and one IDT77V400 form the core required
|
Original
|
idt77v50024gbpsidt77v400430mw+8body marking mclidt77155idt77v550idt79r36100idt79rv3041idt79rv4640pn100-1osam marking code
|
PDF
|
IDT77155
Abstract: IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 s-link
Contextual Info: SECTION 3 77V500 Switch Controller 3.1 77V500 Switch Controller Description The 77V500 manages the IDT77V400, a single device shared memory ATM switch. The IDT77V400 provides cell buffers implemented in Fusion Memory technology and, as the name implies, a data path for ATM cells. It also provides a means by which an external
|
Original
|
idt77v500idt77v400idt77155idt77v550+4idt79r36100idt79rv3041idt79rv4640s-link
|
PDF
|
|
Contextual Info: SWITCHStAR ATM CELL BASED NON-BLOCKING SINGLE CHIP PRELIMINARY 77V500 SWITCH CONTROLLER without derating for larger switch configurations • Industrial temperature range -40° C to +85° C available • S ingle+3.3V ± 0.3V power supply • Available in a 100-pin Thin Plastic Quad Flat Pack
|
OCR Scan
|
idt77v500idt77v40024gbps-430mw+337mhz100-pinpk100-1
|
PDF
|
IDT77V1264L200
Contextual Info: IDT77V1264L200 Quad Port PHY Physical Layer for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications Description Features List Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for
|
Original
|
idt77v1264l200af-phy-04077v1254l2577v1264l200 |
PDF
|
DSLAM
Abstract: 77V011 77V012 77V1054 77V1253 77V1254 77V400 77V500 77V550 DSLAM HEADER
Contextual Info: DSLAM Digital Subcriber Line Access Multiplexer Application Brief #5 Introduction The Digital Subscriber Line Access Multiplexer DSLAM is a communications device that transmits and receives digital signals from multiple Digital Subscriber Lines (xDSL) over copper subscriber loops.
|
Original
|
77v125477v105477v125377v500+977v25277v22277v400app-brf5-00050dslam77v01177v01277v550dslam header
|
PDF
|
ATM25
Abstract: IDT77V1264L200 ST6200T
Contextual Info: IDT77V1264L200 Quad Port PHY Physical Layer for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications Description Features List Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for
|
Original
|
idt77v1264l200af-phy-04077v1254l25144-pin+6pu-14477v1264l20077v125425mb/satm25st6200t
|
PDF
|
round robin bus arbitration
Abstract: verilog code for crossbar switch Integrated Device Technology CROSS
Contextual Info: Integrated Device Technology IDT IDT Switching Switching Solutions Solutions Integrated Device Technology 1 1 Integrated Device Technology The The Data Data Unit Unit of of Switches Switches ³ For cells ³ Fixed sized data units ³ Switch memory width can be same as cell size
|
Original
|
round robin bus arbitrationverilog code for crossbar switchintegrated device technology cross |
PDF
|
|
Contextual Info: Integrated Device Technology, Inc. 2975 Stender Way, Santa Clara, CA - 95054 Phone #: 408 727-6116 Fax #: (408) 727-2328 PRODUCT DISCONTINUANCE NOTICE (PDN) PDN #: Last Buy Date: I01-01 Issue Date: 06/14/01 06/14/02 Last Ship Date: 09/14/02 (3 months after last buy date)
|
Original
|
i01-0177v400s155ds77v400s155dsi77v400s155bc+677v400s155bci77v400s156ds77v400s156dsi77v400s156bc77v400s156bci77v500s27pf
|
PDF
|
adsl splitter dslam circuit diagram
Abstract: D link adsl modem board flow switch water pump circuit diagram for 3 phase DSLAM structure HDSL Modem circuit diagram DSLAM board fiber dsl
Contextual Info: Integrated Device Technology ADSL ADSL System System Solutions Solutions Broadband Access Technology Integrated Device Technology Copyright 1997, Integrated Device Technology, Inc 1 1 1 Integrated Device Technology Possible Possible Services Services Over
|
Original
|
adsl splitter dslam circuit diagramd link adsl modem boardflow switch water pump circuit diagram for 3 phasedslam structure+2hdsl modem circuit diagramdslam board fiber dsl
|
PDF
|
RX 433
Contextual Info: IDT77V1254L25 Quad Port PHY Physical Layer for 25.6 and 51.2 ATM Networks Features List ! ! ! ! ! ! ! ! ! ! ! ! Description Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for four 25.6 Mbps ATM channels
|
Original
|
idt77v1254l2577v1254l25-to-atm16-bitrx 433 |
PDF
|
77V011
Abstract: 77V400 77V500
Contextual Info: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138 Phone #: 408 284-8200 PRODUCT DISCONTINUANCE NOTICE (PDN) PDN #: PDN I- 08-03 January 20, 2009 Issue Date: Contact: Title: Phone #: Fax #: E-mail: Last Buy Deadline for Submission of Order:
|
Original
|
77v400s156bc77v400s156bcg77v400s156ds77v500s25bc+777v500s25bcg77v500s25pffra-2265-01qca-179577v01177v40077v500
|
PDF
|
en4900g
Abstract: EME-G600 71V3558X EN4900 EME-G700 7024S55PFG CRM1076 70261S55PFI 72v2111l15pfgi EN-4900
Contextual Info: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: A0811-01 DATE: 26-Mar-2009 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: Selective TQFP Packages (Standard and RoHS)
|
Original
|
a0811-0126-mar-200926-jun-2009chang2p9731pfg8+1682p9732pf82p9732pf882p9732pfg82p9732pfg882v1054apf82v1054apf8en4900geme-g60071v3558xen4900eme-g7007024s55pfgcrm107670261s55pfi72v2111l15pfgien-4900
|
PDF
|
|
|
77V400
Abstract: 77V500 IDT77010 IDT77155 IDT77V400 IDT77V500 OC-24
Contextual Info: WAN Concentrator Design using SWITCHStARTM Introduction APPLICATION BRIEF AB-223 SWITCHStAR Advantages The Wide Area Network WAN is a high-performance, ATM based network that facilitates long distance communication. A key function in this network is the need to concentrate lower speed ATM traffic and feed it into
|
Original
|
ab-22377v50077v400oc-24+624gbps5275drw01idt77010idt77155idt77v400idt77v500
|
PDF
|
|
Contextual Info: SWITCHStAR PRELIMINARY ATM CELL BASED 77V500 1.24Gbps NON-BLOCKING INTEGRATED SWITCH CONTROLLER \ * 'fcfcM S’* v \. Features * Single chip controller for IDT77V400 Switching Memory * One 77V500 and one IDT77V400 form the core required for a 1.24Gbps 8 x 8 port non-blocking switch
|
OCR Scan
|
idt77v50024gbpsidt77v400300mv+1100-pin
|
PDF
|
100-PIN
Abstract: IDT77V400 IDT77V500 IDT79R36100 IDT79RV3041 IDT79RV4640 PN100-1
Contextual Info: ATM CELL BASED NON-BLOCKING SINGLE CHIP SWITCH CONTROLLER ADVANCED INFORMATION 77V500 Integrated Device Technology, Inc. • Available in a 100-pin Thin Plastic Quad Flat Pack TQFP FEATURES: • Single chip controller for IDT77V400 Switching Memory • One 77V500 and one IDT77V400 form the core
|
Original
|
idt77v500100-pinidt77v40024gbps+527nsacitancepn100-1idt79r36100idt79rv3041idt79rv4640
|
PDF
|
B1416
Abstract: E1113 1CS MARKING IDT77V400 IDT77V500 IDT77V550 13-bitcell m1416 s156 A1516
Contextual Info: IDT77V400 SwitchStarTM ATM Cell Based 8 x 8 1.2Gbps non-blocking Integrated Switching Memory Features List ! Single chip supports an 8 x 8 port switch at 155Mbps per port ! Central Memory Architecture eliminates Head-of-Line Blocking by sharing the memory array with all ports
|
Original
|
idt77v400155mbps330mw32-bit+9b1416e11131cs markingidt77v500idt77v55013-bitcellm1416s156a1516
|
PDF
|
|
Contextual Info: 1.2 Gbps 8 port ATM Switch IDT SwitchBIOS Programmer’s Guide Revision 4.0.1 Date 4/28/1999 Table of Contents Chapter 1 INTRODUCTION. 4 1.1 Data Path Overview. 4
|
Original
|
|
PDF
|
77V400
Abstract: 77V500 IDT77500 IDT77V011 IDT77V012 IDT77V400 IDT77V500 V400 OD031
Contextual Info: Page 1 of 35 Application Note 258 SwitchStar Cell-Bus Operation with 2.5Gbps ATM Switch Example SwitchStar Cell-Bus The SwitchStar Cell-Bus mode enables multiple SwitchStar chipsets to be combined in a scalable architecture to provide greater bandwidth than a single chipset. Individually,
|
Original
|
16x16idt77500/idt77v400sidt77v500sidt77v400s+977v40077v500idt77500idt77v011idt77v012idt77v400idt77v500v400od031
|
PDF
|
nrzi clock recovery
Abstract: 77V1254 IDT77V1254 P3TC SF1153
Contextual Info: Quad Port PHY Physical Layer for 25.6 and 51.2 Mbps ATM Networks PRELIMINARY IDT77V1254 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for four 25.6 Mbps ATM channels
|
OCR Scan
|
idt77v1254af-phy-040144-pinnrzi clock recovery+377v1254p3tcsf1153
|
PDF
|
77V011
Abstract: 77V012 IDT77010 IDT77252 IDT77V011
Contextual Info: 1.2 Gbps 8 port ATM Switch IDT SWDEMO Users Manual Revision 4.0.1 Date 4/27/1999 Table of Contents Chapter 1 SWDEMO Users Guide. 5 1.1 SWDEMO Hardware and Driver Selection. 5
|
Original
|
swdemo11idt7725277v01177v012+2idt77010idt77v011
|
PDF
|
ATM25
Abstract: IDT77V1264L200 ST6200T
Contextual Info: IDT77V1264L200 Quad Port PHY Physical Layer for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications Description Features List ! ! ! ! ! ! ! ! ! ! ! ! ! Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for
|
Original
|
idt77v1264l200af-phy-04077v1254l25144-pin+6pu-14477v1264l20077v125425mb/satm25st6200t
|
PDF
|
77V1253
Abstract: IDT77V1253
Contextual Info: Triple Port PHY Physical Layer for 25.6 and 51.2 Mbps ATM Networks PRELIMINARY IDT77V1253 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for
|
Original
|
idt77v1253af-phy-040144-pin77v1253 |
PDF
|