74LVC3G14DP Search Results
74LVC3G14DP Datasheets (5)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
74LVC3G14DP |
![]() |
Triple inverting Schmitt trigger with 5 V tolerant input | Original | 81.26KB | 17 | ||
74LVC3G14DP,125 |
![]() |
IC IC,LOGIC GATE,TRIPLE INVERTER,LCX/LVC-CMOS,TSSOP,8PIN,PLASTIC, Gate | Original | 303.13KB | 23 | ||
74LVC3G14DP,125 |
![]() |
Triple inverting Schmitt trigger with 5 V tolerant input - Description: Triple Schmitt-Trigger Inverter ; Logic switching levels: TTL ; Number of pins: 8 ; Output drive capability: +/- 32 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.2@3.3V ns; Voltage: 1.65 - 5.5; Package: SOT505-2 (TSSOP8); Container: Reel Pack, Reverse, Reverse | Original | 97.87KB | 18 | ||
74LVC3G14DP-G |
![]() |
74LVC3G14DP - Triple inverting Schmitt trigger with 5 V tolerant input - Description: Triple Schmitt-Trigger Inverter ; Logic switching levels: TTL ; Number of pins: 8 ; Output drive capability: +/- 32 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.2@3.3V ns; Voltage: 1.65 - 5.5 | Original | 303.13KB | 23 | ||
74LVC3G14DP-G |
![]() |
Triple inverting Schmitt trigger with 5 V tolerant input - Description: Triple Schmitt-Trigger Inverter ; Logic switching levels: TTL ; Number of pins: 8 ; Output drive capability: +/- 32 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.2@3.3V ns; Voltage: 1.65 - 5.5 | Original | 97.87KB | 18 |
74LVC3G14DP Price and Stock
Nexperia 74LVC3G14DP,125IC INVERT SCHMITT 3CH 3IN 8TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74LVC3G14DP,125 | Cut Tape | 5,596 | 1 |
|
Buy Now | |||||
![]() |
74LVC3G14DP,125 | Reel | 8 Weeks | 6,000 |
|
Buy Now | |||||
![]() |
74LVC3G14DP,125 | 34,146 |
|
Buy Now | |||||||
![]() |
74LVC3G14DP,125 | 5,788 | 513 |
|
Buy Now | ||||||
![]() |
74LVC3G14DP,125 | Cut Strips | 5,788 | 8 Weeks | 513 |
|
Buy Now | ||||
![]() |
74LVC3G14DP,125 | Cut Tape | 3,679 | 1 |
|
Buy Now | |||||
![]() |
74LVC3G14DP,125 | Reel | 6,000 |
|
Buy Now | ||||||
![]() |
74LVC3G14DP,125 | 8 Weeks | 6,000 |
|
Get Quote | ||||||
![]() |
74LVC3G14DP,125 | 10 Weeks | 3,000 |
|
Buy Now | ||||||
![]() |
74LVC3G14DP,125 | Cut Tape | 1,917 | 0 Weeks, 1 Days | 5 |
|
Buy Now | ||||
![]() |
74LVC3G14DP,125 | 10 Weeks | 3,000 |
|
Buy Now | ||||||
Nexperia 74LVC3G14DP 125.Logic Function:Inverter; No. Of Elements:Triple; No. Of Inputs:3Inputs; No. Of Pins:8Pins; Ic Case/Package:Tssop; Product Range:74Lvc3G14; Logic Ic Family:74Lvc; Supply Voltage Min:1.65V; Supply Voltage Max:5.5V; Output Current:- Rohs Compliant: Yes |Nexperia 74LVC3G14DP 125. |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74LVC3G14DP 125. | Reel | 6,000 |
|
Buy Now |
74LVC3G14DP Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
MARKING V7 6-PINContextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 11 — 6 July 2012 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. |
Original |
74LVC3G14 74LVC3G14 MARKING V7 6-PIN | |
74LVC3G14
Abstract: 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187
|
Original |
74LVC3G14 74LVC3G14 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187 | |
Contextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 12 — 9 April 2013 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. |
Original |
74LVC3G14 74LVC3G14 | |
74LVC3G14
Abstract: NC7NP14L8X NC7NP14 NC7NZ14 SN74AUP3G14 SN74LVC3G14 74lvc3g14dp sn74lvc3g14dcur NC7NZ14L8X
|
Original |
SLG74LB3G14 000-0074LB3G14-10 74LVC3G14 NC7NP14L8X NC7NP14 NC7NZ14 SN74AUP3G14 SN74LVC3G14 74lvc3g14dp sn74lvc3g14dcur NC7NZ14L8X | |
74lvc3g14
Abstract: 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT
|
Original |
74LVC3G14 74LVC3G14 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT | |
foxconn ls 36 dell
Abstract: EMC4000 OZ77C6LN MEC5004 schematic lcd inverter dell foxconn bj S 36 MEC5004 ECE5018 LA-3071P all ic data oz77c6ln PI3L500E
|
Original |
HAU30 LA-3071P DA800004H0L DA800004H0L 43140131L01 LS-3076P foxconn ls 36 dell EMC4000 OZ77C6LN MEC5004 schematic lcd inverter dell foxconn bj S 36 MEC5004 ECE5018 all ic data oz77c6ln PI3L500E | |
13139Contextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 01 — 10 May 2004 Product data sheet 1. General description The 74LVC3G14 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TLL-families. |
Original |
74LVC3G14 74LVC3G14 13139 | |
74LVC3G14
Abstract: 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187
|
Original |
74LVC3G14 74LVC3G14 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187 | |
Contextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 9 — 22 September 2011 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. |
Original |
74LVC3G14 74LVC3G14 | |
Contextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 10 — 23 November 2011 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. |
Original |
74LVC3G14 74LVC3G14 | |
is 14543
Abstract: 14543 74LVC3G14 74LVC3G14DC 74LVC3G14DP 74LVC3G14GT MO-187
|
Original |
74LVC3G14 74LVC3G14 is 14543 14543 74LVC3G14DC 74LVC3G14DP 74LVC3G14GT MO-187 | |
74LVC3G14
Abstract: 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187
|
Original |
74LVC3G14 74LVC3G14 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187 | |
Contextual Info: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 04 — 14 March 2007 Product data sheet 1. General description The 74LVC3G14 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL-families. |
Original |
74LVC3G14 74LVC3G14 |