Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    64KXL Search Results

    64KXL Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: Hij>h P e r f o r m, u h r AS7CI026 A » 64Kxl ' H C M O S SR AM AS7CÎI026 6 I k x If, CMOS NK'UI Preliminary information • O rg a n iz a tio n : 6 5 ,5 3 6 w o rd s x 16 bits • T T L - c o m p a tib le , three-state I / O • H ig h speed • 4 4 - p in JE D E C standard p ackage


    OCR Scan
    64kxlas7ci026026-25tcas7c1026-20tc+1\s7c1026 PDF

    Contextual Info: 32KX32 EEPROM MODULE ADVANCED FEATURES • Access times of 120,150, 200ns • Built in decoupling caps for low noise operation • Organized as 32Kx32; User configurable as 64Kxl6 or 128Kx8 • Operation with single 5 volt supply • Low power CMOS • TTL Compatible Inputs and Outputs


    OCR Scan
    32kx32200ns64kxl6128kx8+4as7e32k3232kx32-bitsas27c256as7e32k32p25m PDF

    ic dm 311

    Contextual Info: b^mOTD P A R A D IG M GOGOLS 561 «P A T PDM43018 ' 64K X 18 Fast CMOS Cache Tag SRAM Features Description □ □ □ □ □ □ □ □ The PDM43018 is a 1,179,648 b it random access cache tag m em ory organized as 64Kxl8. It is well suited to 64-bit CPU's such as the Pentium , allow­


    OCR Scan
    pdm4301868-pin64kxl864-bit+2mil-std-883ic dm 311 PDF

    STP5111

    Contextual Info: S un M ic r o e l e c t r o n ic s July 1997 UltraSPARC -! CPU Module DATA SHEET 200 MHz UltraSPARC-1 + 1 MB E-Cache + UDBs D e s c r ip t io n The UltraSPARC-1 module is a high performance, SPARC V9 compliant, small form factor processor module, which interfaces to the UltraSPARC Port Architecture UPA interconnect bus.


    OCR Scan
    32kx3664kxl8mc10elv1115111aupa-200+2stp1030astp5111 PDF

    1202z

    Abstract: MR80C31 J65608 8kx8 sram LCC48 128KX8 SRAM 5962-8506401MQA C965608 5962-89X MR-80C3
    Contextual Info: Tem ic SMD Semiconductors Standard Military Drawings SMD Number Features TEMIC Part Number Package 5962-3829409MXA 55 ns SKxH SRAM HM Î E-65764N/883 CDIL28 60Í mils 5962-3829409MYC 55 ns 8Kx8 SRAM HM4-65764N/883 LCC32 5962-3829409MZA 55 ns 8Kx8 SRAM HMI-65764N/883


    OCR Scan
    5962-3829409mxa5962-3829409myc5962-3829409mza5962-3829411mxa+165962-382941imyc2-3h29411mza5962-3829413mx5962-3829413myc5962-3829413mza5962-3829415myc1202zmr80c31j656088kx8 sramlcc48128kx8 sram5962-8506401mqac9656085962-89xmr-80c3 PDF

    PDM44018

    Contextual Info: bTHlDTD OODCmS? Tbfc. IP AT PDM 44018 64K x 18 Fast CMOS Synchronous Static SRAM with Burst Counter Features Description □ Interfaces directly with the i486 , Pentium™ processors 66.6,60,50,40,33.3 MHz The PDM44018 is a 1,179,648 bit synchronous ran­


    OCR Scan
    pdm4401864kxl852-pina0-a15+2dq0-dq17mil-std-883 PDF

    OTI-087

    Abstract: OTI-068 80386dx memory interfacing TL016 80386 chipset CHIPset for 80286 128x48 486 system bus 80386DX 80486
    Contextual Info: OAK T E C HN O LO f i Y INC ¡¡¡¡E » • bTS^HOS 0000201 SSS »OAKT OAK TECHNOLOGY INC System Solutions in Silicon PRODUCT OVERVIEW O T I-0 8 7 LOCAL BUS VGA GRAPHICS CONTROLLER DESCRIPTION The OTI-OS7 is a highly integrated, single chip Local Bus Color Graphics Controller compatible with the IBM VGA standard.


    OCR Scan
    0000apioti-08724-bit640x480+121024x7681280x1024i016noti-06880386dx memory interfacingtl01680386 chipsetchipset for 80286128x48486 system bus80386dx80486 PDF

    80386 chipset

    Abstract: OTI-087 CHIPset for 80286 TL016 128x48 oak capacitance 640X480 8X16 CACHE MEMORY FOR 80386DX 160X64
    Contextual Info: OAK T E C HN O LO f i Y INC ¡¡¡¡E » • bTS^HOS 0000201 SSS »OAKT OAK TECHNOLOGY INC System Solutions in Silicon PRODUCT OVERVIEW O T I-0 8 7 LOCAL BUS VGA GRAPHICS CONTROLLER DESCRIPTION The OTI-OS7 is a highly integrated, single chip Local Bus Color Graphics Controller compatible with the IBM VGA standard.


    OCR Scan
    0000apioti-08724-bit640x480+111024x7681280x1024i016n80386 chipsetchipset for 80286tl016128x48oak capacitance8x16cache memory for 80386dx160x64 PDF

    rsm 2814

    Contextual Info: 1.0 Product Description - The Bt8209 and Bt8210 Switched Multimegabit Data Service SMDS Control and Reassembly Formatters (SCARF) provide a single-access SMDS service ter­ mination for connectionless data, “datagram,” transfer according to Bellcore TRTSV-000772 and TR-TSV-000773. Customer Premise Equipment (CPE) and


    OCR Scan
    bt8209bt8210trtsv-000772tr-tsv-000773+5tr-tsv-000774tr-tsv-0007750x2000-0x3fffl8210rsm 2814 PDF

    Contextual Info: STP5111A S un M ic r o e l e c t r o n ic s J u ly 1997 UltraSPARC -! CPU Module DATA SHEET 200 MHz UltraSPARC-1 + 1 MB E-Cache + UDBs D e s c r ip t io n The UltraSPARC-I m odule is a high perform ance, SPARC V9 com pliant, small form factor processor module,


    OCR Scan
    stp5111a32kx36mc10elv111pa-200+1stp1030a PDF

    edi8832

    Abstract: EDI8834
    Contextual Info: ^EDI Static RAM Selector Guide Electronic D««lgna Inc. Static RAMs for High Performance Systems, Commercial and Miilitary; Monolithic and Modules Electronic Designs Incorporated is a lead­ ing international supplierof high-performance, high-reliability Static RAM products to all seg­


    OCR Scan
    edi8832edi8834 PDF

    Contextual Info: PRELIMINARY DATA SHEET NEC |jPD461318/36LSl Bi-CMos S y n c h r o n o u s S t a t i c Ram MAR. 1995 Description The nPD461318/36LS1 is a 65,536-word by 18-blt / 32,768-word by 36-blt synchronous static RAM fabricated with advanced BI-CMOS technology using


    OCR Scan
    upd461318lsiupd461336lslnpd461318/36ls1536-word+318-blt768-word36-blt PDF

    EI20

    Contextual Info: AUSTIN S E M IC O N D U C T O R , INC. AS7S32K32 32K X 32 SRAM SRAM MODULE AVAILABLE AS MILITARY SPECIFICATIONS • • PIN ASSIGNMENT Top View SMD 5962-98598 MIL-STD-883 66 Lead PGA FEATURES 1 • • • 0 I / □ 8 O V E 2 \ 0 I/D 1 5 0 I/D 9 o C E 2\ Q I / □14


    OCR Scan
    as7s32k32mil-std-883orl28kds000064+2as7s32kei20 PDF

    Contextual Info: ju t 16 » » SM61664 1MBit 64Kx 16 CMOS SRAM Module General Description Features The SM61664 is a high performance, 1-megabit static RAM module organized as 64K words by 16 bits, in a 40-pin, dual-in-line (DIP) package. The module utilizes four 64 K x 4 static RAMs in surface mount package on


    OCR Scan
    sm6166440-pin64kxl6128kx8+2256kx4900-mil PDF

    7S32K32

    Contextual Info: AS7S32K32 AUSTIN SEMICONDUCTOR, INC. 32K x 32 SRAM SRAM MODULE AVAILABLE AS MILITARY SPECIFICATIONS • • PIN ASSIGNMENT Top View SMD 5962-98598 MIL-STD-883 66 Lead PGA FEATURES 1 • • • 0 I/□8O VE2\0 I/□15 0 I/D9o CE2\Q I/□14 0 I/D10Q GND Q I/□13


    OCR Scan
    as7s32k32mil-std-883orl28kds000064+2as7s32k7s32k32 PDF

    M8049

    Abstract: m3636 M8755A 2KX8 m8288 M2816
    Contextual Info: LEADLESS CHIP CARRIERS LCC Product List Intel's Military Products are available in the JEDEC Leadless Chip Carrier Type C, E, and F. All Intel military products are processed to the reliability and quality standards of MIL-STD-883B. STATIC RAMS Organization


    Original
    mil-std-883bmr2i28mr2147hmr2i48h+12mr2167mr216464kxlmr2764mr27128mr2815m8049m3636m8755a2kx8m8288m2816 PDF

    Contextual Info: Synchronous SRAM Selector Guide Electronic Designs Inc. Introducing EDl’s Newest Product Family: Synchronous Static RAMs Synchronous SRAMs make the system design job easier by pulling system glue logic onto the memory chip. They combine traditional SRAM operations with Input/Output


    OCR Scan
    16kxl664kx464kxl8128kx9+1256kx4 PDF

    LM317T vw

    Abstract: TS2D 64SED IC 74LS00 transistor AE code PNP smd
    Contextual Info: S-MOS S Y S T E M S A Seiko Epson. Affiliale SED1352 Graphics LCD Controller SED1352 TECHNICAL MANUAL Issue Date: 98/01/27 Document No. X16B-Q-001-04 C o p y r ig h t 1997, 1998 S -M O S S y s te m s Inc. A ll rig h ts re served . T h is d o c u m e n t, and a n y text d e rived, e x tra c te d o r tra n s m itte d fro m it, is th e so le p ro p e rty of S -M O S S yste m s Inc. and m a y not b e use d , cop ie d,


    OCR Scan
    sed1352x16b-q-001-04x16-an-005-05x16-an-005+5lm317t vwts2d64sedic 74ls00transistor ae code pnp smd PDF

    Contextual Info: ' * - I - C LS105 u b e * SATC Controller Features Description • 33 M H z 32-bit P C I bus interface, 8 in terrap t lines to support up to 8 LSlOOs. • 32/48 bit Interface w ith standard asynchronous SR A M to cache up to 64K M A C addresses. • Supports P ort based V L A N w ith internal p ort


    OCR Scan
    ls10532-bit PDF

    Contextual Info: AS7C1024 AS7C31024 128Kx8 CMOS SRAM Common I/O family Features • O rganization: 1 3 1 ,0 7 2 w o rd s x 8 bits • H ig h speed - 1 0 / 1 2 / 1 5 / 2 0 ns address access tim e - 3 / 3 / 4 / 5 ns o u tp u t enable access tim e • Low p o w e r c o n su m p tio n available


    OCR Scan
    as7c1024as7c31024128kx8te7c31024-10tjc+6as7c1024-10jcas7c31024-10jcas7c1024-12tcas7c1024-20tcas7c1024l-15tcas7c1024l-20tc PDF

    Contextual Info: Il AS7C1024 AS7C1024L AS7C31024 AS7C31024L 128Kx8 CM OS SRAM Common I/O family Features • O rganization: 13 1 ,0 7 2 w o rd s x 8 bits • H igh speed - 1 0 / 1 2 / 1 5 / 2 0 ns address access tim e - 3 / 3 / 4 / 5 ns o u tp u t enable access tim e • Low p o w e r c o n su m p tio n available


    OCR Scan
    as7c1024as7c1024las7c31024as7c31024l+6128kx8as7c31024-10jcas7c1024-12tcas7c1024-15tcas7c1024-20tcas7c1024l-12tc PDF

    82C486

    Abstract: HEADLAND ht 18 ICS1394 82c496 AV9116 HTK340 HT216-32 Headland Technology Product Group headland technology 486 motherboard HT216
    Contextual Info: LSI lock; HT216-32 Local Bus VGA Controller Features support efficient concurrent processing at high CPU clock rates • HT216 Local Bus VGA with 32 bit CPU data and address interface Resolutions up to 1024x768x256 colors non-interlaced and 1280x1024x16 inter­


    OCR Scan
    ht216-32ht21680386dx80486sx+1380486dx80486dx2076mm005mm020mm82c486headland ht 18ics139482c496av9116htk340headland technology product groupheadland technology 486 motherboard PDF

    Contextual Info: ^EDI EDI8F1664C 64Kx16 SRAM Module EIECTRO N C 0CSK5N& N C . 64Kx16 Static RAM CMOS, Module Features The EDI8F1664C is a high speed 64Kx16 CMOS Static RAM 64Kx16 bit CMOS Static Module consisting of four 4 32Kx8 CMOS Static RAMs. Random Access Memory Module


    OCR Scan
    64kx16edi8f1664c32kx832kx16+1dq8-dq15 PDF

    Weitek W5186

    Contextual Info: W5286 USER INTERFACE CONTROLLER October 1992 Chapter 1. Technical Overview 1.1. Features W INDOW S ACCELERATOR HARDWARE ACCELERATION Single-chip display controller with accelerated graphics functions Two-operand BitBlt engine Speeds up Windows applications by 2 to 4 times compared


    OCR Scan
    w528632x321280x1024160-pin+25286-80-pweitek w5186 PDF