80X86
Abstract: AD10 AD11 AD12 ECMA-102
Contextual Info: MATRA MHS 29C95 Multi-Channel ECMA 102/V110 Protocol Controller Description The MHS 29C95 is a multi-channel data link protocol controlller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of data links based on either the ECMA 102/V110 protocol
|
Original
|
29c95102/v11029c3xx29c96+6ei9c9580x86ad10ad11ad12ecma-102
|
PDF
|
|
Contextual Info: Tem ic 29C95 MATRA MHS Multi-Channel ECMA 102/VI 10 Protocol Controller Description T he M HS 29C95 is a m ulti-channel data link protocol controlller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support im plem entation of data links based on either the
|
OCR Scan
|
29c95102/vi29c3xx29c96 |
PDF
|
|
Contextual Info: Temic MATRA MHS 29C95 Multi-Channel ECMA102/VHO Protocol Controller Description The MHS 29C95 is a multi-channel data link protocol controlller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of data links based on either the
|
OCR Scan
|
29c95ecma102/vho102/v11029c3xx+129c96
|
PDF
|
ir transmitter receiver
Abstract: IRDA module UART Si9961CY transceiver rs232 driver receiver
Contextual Info: Tem ic S e m i c o n d u c t o r s SO 16 ^ S024 Mass Storage ICs : PärtNüBiber Function Key Features Package Source Disk-Drive/ Optical Drive ICs SÌ9961CY VCM driver • Cost-effective solution • No dead band • Zero cross over distortion S024 SC Interface ICs
|
OCR Scan
|
9961cyu2532b-fpoim3000oim3232+7i15khzpqfp44plcc68ir transmitter receiverirda module uartsi9961cytransceiver rs232 driver receiver
|
PDF
|
29c833
Abstract: 29C933 amd 955
Contextual Info: Am29C833/Am29C853/Am29C855 Am29C933/29C953/29C955 Am29C833/Am29C853/Am29C855 Am29C933/29C953/29C955 High-Performance CMOS Parity Bus Transceivers DISTINCTIVE CHARACTERISTICS • • • • High-speed CMOS bidirectional bustransceivers - T-R delay = 6 ns typical
|
OCR Scan
|
am29c833/am29c853/am29c855am29c933/am29c953/am29c955am29c855200-mv+6am29c900am29c833am29c85329c83329c933amd 955
|
PDF
|
One-chip telephone IC
Abstract: telephone line voice amplifier Voice to e1 converter circuit U 4076 One-chip telephone cordless IC VN2410* mosfet BFP67 slc96 remote terminal E1 PCM encoder V30 CPU
Contextual Info: TEMIC Semiconductors Communication Segment Digital Networks Wireless Communication Wired Communication Communication We’ve been supporting advances in communications industry for decades. Today, we continue to offer the best combination of applications knowledge and leading-edge solutions required by the
|
Original
|
29c93a102/vv25bispqfp44+1229c92180c51one-chip telephone ictelephone line voice amplifiervoice to e1 converter circuitu 4076one-chip telephone cordless icvn2410* mosfetbfp67slc96 remote terminale1 pcm encoderv30 cpu
|
PDF
|
LMA1010G
Contextual Info: LMA1010/2010 16 x 16-bit M ultiplier-Accum ulator D E V IC E S IN C O R P O R A T E D FEATURES D E S C R IP T IO N □ 4 5 n s M u ltip ly -A c c u m u la te T im e □ R e p la c e s T R W T M C 2 2 1 0 , C y p re ss C Y 7 C 5 1 0 , ID T 7 2 1 0 L , a n d A M D
|
OCR Scan
|
lma1010/201016-bita1010dma1010gmb75+5lma1010gmb65lma1010gmb55lma2010a2010jc65lma1010g
|
PDF
|
DM 311 BG 40
Abstract: DM 311 BG 42 K/DM 311 BG 29 DM 311 BG 30
Contextual Info: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description T he MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support im plem entation of high speed data links based on
|
OCR Scan
|
29c9429c3xx29c96dm 311 bg 40+3dm 311 bg 42k/dm 311 bg 29dm 311 bg 30
|
PDF
|
tsr1-24
Abstract: mxt 211 RSR1-24 B18 IC marking code EL B17
Contextual Info: Tem ic 29C96 MATRA MHS T1-DS1/E1-CEPT Framer Formater Description T he 29C96 is a program m able CM OS device interfacing with T1 DS1 or E l (CEPT) transceivers. T he 29C96 supports following fram e form ats : • DS1 : 4 fram es (D M I), D4 (G704), ESF (G704),
|
OCR Scan
|
29c96slc-96tsr1-24mxt 211+3rsr1-24b18 ic marking codeel b17
|
PDF
|
mxt 211
Contextual Info: Tem ic 29C96 MATRA MHS T1-DS1/E1-CEPT Framer Formatter Description The 29C96 is a programmable CMOS device interfacing with T1-DS1 or El-CEPT transceivers. The 29C96 supports following frame formats : • DS1 : 4 frames DMI , D4 (G704), ESF (G704), SLC-96 (DMI), DDS (DMI)
|
OCR Scan
|
29c96slc-9600470tmxt 211 |
PDF
|
ITR30
Abstract: 0804H
Contextual Info: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description The MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of high speed data links based on
|
OCR Scan
|
29c94mhs29c9429c3xx29c96+2itr300804h
|
PDF
|
mxt 211
Abstract: signalling and frame alignment in E1 G704 SLC96 alarm frame format b30 c300 - 1 tsr1-24
Contextual Info: 29C96 MATRA MHS T1-DS1/E1-CEPT Framer Formatter Description The 29C96 is a programmable CMOS device interfacing with T1-DS1 or E1-CEPT transceivers. The 29C96 supports following frame formats : D DS1 : 4 frames DMI , D4 (G704), ESF (G704), SLC-96 (DMI), DDS (DMI)
|
Original
|
29c96slc-9629c94mxt 211+5signalling and frame alignment in e1g704slc96 alarm frame formatb30 c300 - 1tsr1-24
|
PDF
|
JFET TRANSISTOR REPLACEMENT GUIDE j201
Abstract: UA6538 DC motor speed control using 555 and ir sensor U2740B-FP UAA145 CQY80 U2840B tcrt9050 TCDF1910 sod80 smd zener diode color band
Contextual Info: Semiconductors Technical Library March 1996 Back Products Overview Communications Automotive Computer Industrial Broadcast Media Aerospace & Defense Communications Applications Telephone ICs Type U3750BM–CP Package 44–pin PLCC Function One chip telephone
|
Original
|
u3750bmu3760mb-fnu3760mb-sdsso-44+14sd-40u3800bmu3810bmu4030bjfet transistor replacement guide j201ua6538dc motor speed control using 555 and ir sensoru2740b-fpuaa145cqy80u2840btcrt9050tcdf1910sod80 smd zener diode color band
|
PDF
|