1408K Search Results

AEG T 25 N 1100

Abstract: PCI 9054 Detailed Technical Specifications
Contextual Info: TMS320C6452 www.ti.com SPRS371D – OCTOBER 2007 – REVISED JANUARY 2010 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

fe3021

Abstract: 64K DRAM 80286 schematic 80286 mouse D4000-D7FFF 0F80000FFFFF 8042 keyboard controller LIM EMS 4.0 FE3010B
Contextual Info: WESTERN DIGITAL CORP “'" system s lòg' i c / 4DE D • T71fl22ä aG0bSS3 Q Hlii»C péripheral t - 5 2 ,- 3 3 - 2 - 1 FE3021 Address Bujfer and Memory Controller f SS WESTERN DIGITAL WESTERN D IG IT A L CORP 40E D ■ 1716223 OOQbSSM 2 H l i l DC FE3021

0x02A0

Abstract: DSP Group 0x417
Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

Motorola ic

Contextual Info: MT90500 Multi-Channel ATM AAL1 SAR Features • • • • • • • • • DS5171 AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU I.363 standards Transports 64kbps and N x 64kbps traffic over

ESS 9018

Abstract: TMS 3450 FUNCTIONING
Contextual Info: TMS320C6452 Digital Signal Processor www.ti.com SPRS371B – OCTOBER 2007 – REVISED JUNE 2008 1 TMS320C6452 Digital Signal Processor 1.1 Features • • • High-Performance Digital Signal Processor – 720, 900-MHz C64x+ Clock Rate – 1.39, 1.11-ns Instruction Cycle Time

32C110 crystal

Abstract: 74xx373 82C110 ITE 8721 nec v20 82c11 82C601 PPI 8255 interface with 8086 8255 interface with 8086 Peripheral block diagram 8284 intel microprocessor
Contextual Info: •izzia PRELIM IN A R Y 82C 110 IBM P S /2 MODEL 3 0 AND SUPER XT™ COMPATIBLE CHIP • 100% PC/XT compatible ■ Build IBM PS/2™ Model 30 with XT soft­ ware compatibility ■ Bus Interface compatible with 8086,80C86, V30, 8088, 80C88, V20 ■ Includes all PC/XT functional units com­

rtss 159

Abstract: 3022h 6042H 3002H 3032h ZARLINK FPGA MT90500 MT90500AL MVIP-90
Contextual Info: Obsolescence Notice This product is obsolete. This information is available for your convenience only. For more information on Zarlink’s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/ MT90500

Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

Contextual Info: MT90500 S E M IC O N D U C T O R Multi-Channel AAL1 SAR Preliminary Information Features • AAL1 S egm entation and R eassem bly device com patible w ith S tructured Data Transfer SDT as per ANSI T 1 .630 and ITU 1.363 standards • Transports 64kbps and n x 64kbps traffic over

Motorola ic

Contextual Info: MT90500 Multi-Channel ATM AAL1 SAR Features • • • • • • • • • DS5171 AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU I.363 standards Transports 64kbps and N x 64kbps traffic over

Contextual Info: TMS320C6452 Digital Signal Processor www.ti.com SPRS371A – OCTOBER 2007 – REVISED OCTOBER 2007 1 TMS320C6452 Digital Signal Processor • • • High-Performance Digital Signal Processor C6452 – 720, 900-MHz C64x+ Clock Rate – 1.39, 1.11-ns Instruction Cycle Time

2zz SOT-23-5

Abstract: 42t1
Contextual Info: MT90500 @ M IT E L Multi-Channel ATM AAL1 SAR SEM IC O N D U C TO R DS5171 Features • AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU 1.363 standards Transports 64kbps and N x 64kbps traffic over

3022h

Abstract: rtss 159 ATML 4002H 3002H pu bsc date sheet 2012 MT90500 MT90500AL MVIP-90 low pass filter circuit 741
Contextual Info: MT90500 Multi-Channel ATM AAL1 SAR Features • • • • • • • • • DS5171 AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU I.363 standards Transports 64kbps and N x 64kbps traffic over

Rotary Encoder OS 104 mitsubishi

Abstract: melsec function block Q26UDVCPU
Contextual Info: iQ Platform Programmable Controllers MELSEC-Q series [QnU] Reaching higher, to the summit of the Q series Performance on a different level brought to you with the Programmable Controller Continuously evolving Universal Model Current production requirements are calling for an increase in productivity

ESS 9018

Abstract: 4804 AP TMS 3450 FUNCTIONING ic 4060 as timer TS127 08 cs 344C tr bc 318c serial port 8250 2A97 xbmb
Contextual Info: TMS320C6452 Digital Signal Processor www.ti.com SPRS371C – OCTOBER 2007 – REVISED APRIL 2009 1 TMS320C6452 Digital Signal Processor 1.1 Features • • • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

3032h

Abstract: Motorola ic
Contextual Info: MT90500 Multi-Channel ATM AAL1 SAR Features • • • • • • • • • DS5171 AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU I.363 standards Transports 64kbps and N x 64kbps traffic over

SECAM Encoders

Abstract: I2S* sony Dolby prologic II SP8890 SP8890C iso 13818-2 transport stream BT 151 PIN DIAGRAM PAL to ITU-R BT.601/656 Decoder LMD31 prologic II 5.1
Contextual Info: Datasheet SP8890C V02.01 Final 2000 SPaSE bv SP8890C Datasheet - Revision History Revision History Version 00.98 01.00 02.00 02.01 Date 27/02/1998 13/08/1998 07/09/1999 22/11/2000 Changes Pinning, data input, memory requirements, 2 Mbyte modes. Memory Requirements.

Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

20184

Abstract: B-2030 MT908
Contextual Info: MT90500 Multi-Channel ATM AAL1 SAR Features • • • • • • • • • DS5171 AAL1 Segmentation and Reassembly device compatible with Structured Data Transfer SDT as per ANSI T1.630 and ITU I.363 standards Transports 64kbps and N x 64kbps traffic over

Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction

80286 schematic

Abstract: lp9 pinout fe3031 FE3021A 8042 "Keyboard Controller" A1981 8042 keyboard controller LIM EMS 4.0 tl982 c3fff
Contextual Info: FE3021 DESCRIPTION 1.0 DESCRIPTION 1.1 The FE3021 is a 16 MHz AT address buffer and memory controller in a 132-pin JEDEC package. Chip count is significantly reduced by integrating the memory controller, AT bus address buffers, and I/O into one chip. The memory controller is a

MT90500

Abstract: MT90500AL MVIP-90 zarlink asic
Contextual Info: Zarlink Semiconductor, formerly Mitel Semiconductor, announced its new trade identity on May 29, 2001. To reflect that new identity, rebranding of all product documentation will be completed by August 31, 2001. MT90500 Multi-Channel ATM AAL1 SAR Features •

SPDIF i2s converter

Abstract: C 311C
Contextual Info: TMS320C6452 www.ti.com SPRS371F – OCTOBER 2007 – REVISED APRIL 2012 TMS320C6452 Digital Signal Processor Check for Samples: TMS320C6452 1 Features 1 • High-Performance Digital Media Processor – 720-MHz, 900-MHz C64x+ Clock Rates – 1.39 ns -720 , 1.11 ns (-900) Instruction