10FEB2011 Search Results
10FEB2011 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
A115-A
Abstract: C101 LV165A SN54LV165A SN74LV165A SN74LV165APWRG3
|
Original |
sn54lv165asn74lv165ascls402m000-v+5 | |
TVP5150
Abstract: TVP5150PBS V358 Y716 Y718
|
Original |
tvp5150pbssles043atvp5150v358+2 | |
|
Contextual Info: TPS61040 TPS61041 www.ti.com SLVS413F – OCTOBER 2002 – REVISED DECEMBER 2010 LOW-POWER DC/DC BOOST CONVERTER IN SOT-23 AND SON PACKAGES Check for Samples: TPS61040, TPS61041 FEATURES DESCRIPTION • • • The TPS61040/41 is a high-frequency boost converter dedicated for small to medium LCD bias |
Original |
tps61040tps61041slvs413fot-23+3 | |
JMB390
Abstract: AIC-7901 3310A 3310B MIC-3392 RIO-3310A SCSI 100 connector
|
Original |
rio-3310rio-3310s/3310a/3310bmic-3390mic-3392+8 | |
|
Contextual Info: 7 8 THIS DRAWING IS UNPUBLISHED. C COPYRIGHT 20 RELEASED FOR PUBLICATION BY - 6 5 4 3 2 20 LOC AD ALL RIGHTS RESERVED. 1 REVISIONS DIST 00 P LTR H 1.2 TAIL LENGTH 13.3 3.80 12.7 DESCRIPTION DATE REVISED PER ECO-12-020314 DWN KH 09JUL2013 1 MATERIAL: HOUSING: LCP, GLASS FILLED, UL94V-0. |
Original |
eco-12-02031409jul2013ul94v-010feb2011 | |
FP2650002Contextual Info: CDCM61004 SCAS871F – FEBRUARY 2009 – REVISED FEBRUARY 2011 www.ti.com Four Output, Integrated VCO, Low-Jitter Clock Generator Check for Samples: CDCM61004 FEATURES 1 • 2 • • • • • • • • • • • One Crystal/LVCMOS Reference Input Including 24.8832 MHz, 25 MHz, and 26.5625 |
Original |
cdcm61004scas871ffp2650002 | |
UC2856-Q1Contextual Info: PACKAGE OPTION ADDENDUM www.ti.com 10-Feb-2011 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) Samples (Requires Login) 5962-9453001M2A ACTIVE LCCC FK 20 1 TBD |
Original |
10-feb-20115962-9453001m2a5962-9453001meauc1856j+7 | |
TXS02324
Abstract: I2C address translator
|
Original |
txs02324sces82350-ma000-v+3 | |
|
Contextual Info: SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS SCLS402M − APRIL 1998 − REVISED DECEMBER 2010 D 2-V to 5.5-V VCC Operation D Max tpd of 10.5 ns at 5 V D Support Mixed-Mode Voltage Operation on JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model A114-A |
Original |
sn54lv165asn74lv165ascls402m000-v+2 | |
analog rf delay line
Abstract: TPS6104 HIGH POWER MOSFET TOSHIBA 2011 TPS61040 TPS61040DBV TPS61041 TPS61041DBV TSOT23-5 TPS61040DDCT TPS61041DRVR
|
Original |
tps61040tps61041slvs413fot-23+11 | |
WM-034CY
Abstract: marking code FA sot23
|
Original |
opa376opa2376opa4376sbos406d+4 | |
STL16N65M5Contextual Info: STL16N65M5 N-channel 650 V, 0.270 Ω, 12 A PowerFLAT 8x8 HV MDmesh™ V Power MOSFET Preliminary data Features Order code VDSS @ TJmax RDS on max ID STL16N65M5 710 V < 0.299 Ω 12 A (1) 3 3 3 "OTTOM VIEW ' $ 1. The value is rated according to Rthj-case |
Original |
stl16n65m5 | |
|
Contextual Info: STL16N65M5 N-channel 650 V, 0.270 Ω, 12 A PowerFLAT 8x8 HV MDmesh™ V Power MOSFET Features Order code VDSS @ TJmax RDS on max ID STL16N65M5 710 V < 0.299 Ω 12 A (1) 3 3 3 "OTTOM VIEW ' $ 1. The value is rated according to Rthj-case • 100% avalanche tested |
Original |
stl16n65m5 | |
marking PHOIContextual Info: TPS61040 TPS61041 www.ti.com SLVS413F – OCTOBER 2002 – REVISED DECEMBER 2010 LOW-POWER DC/DC BOOST CONVERTER IN SOT-23 AND SON PACKAGES Check for Samples: TPS61040, TPS61041 FEATURES DESCRIPTION • • • The TPS61040/41 is a high-frequency boost converter dedicated for small to medium LCD bias |
Original |
tps61040tps61041slvs413fot-23+3 | |
|
|
|||
OPA376Contextual Info: OP A3 76 OPA 2376 OPA376 OPA2376 OPA4376 OPA 4376 www.ti.com SBOS406D – JUNE 2007 – REVISED AUGUST 2010 Low-Noise, Low Quiescent Current, Precision Operational Amplifier e-trim Series Check for Samples: OPA376, OPA2376, OPA4376 FEATURES DESCRIPTION |
Original |
opa376opa2376opa4376sbos406d+2 | |
TPS62000DGS
Abstract: TPS62000 TPS62001 TPS62003 TPS62004 TPS62005 TPS62006 TPS62007 TPS62008 "network interface cards"
|
Original |
tps62000tps62001tps62003tps62004+7 | |
|
Contextual Info: SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS SCLS402M − APRIL 1998 − REVISED DECEMBER 2010 D 2-V to 5.5-V VCC Operation D Max tpd of 10.5 ns at 5 V D Support Mixed-Mode Voltage Operation on JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model A114-A |
Original |
sn54lv165asn74lv165ascls402m000-v+2 | |
|
Contextual Info: RS3A thru RS3M Surface Mount Fast Recovery Rectifiers P b Lead Pb -Free REVERSE VOLTAGE 50 TO 1000 VOLTS FORWARD CURRENT 3.0 AMPERE Features: * Surface mount device * High surge current capability * Low reverse current * Component in accordance to RoHS 2002/95/EC |
Original |
2002/95/ecmil-std-202do-214ab10-feb-2011 | |
10NM60
Abstract: 10nm6 STF10NM60 STD10NM60 10NM60ND STF10NM60ND stp10nm60 STD10NM60N STD10NM60ND 10nm60n
|
Original |
std10nm60ndstf10nm60ndstp10nm60ndo-220+11 | |
1022244/FECContextual Info: EVAL-AD5689R / EVAL-AD5687R EVALUATION BOARD One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com Preliminary Technical Document Evaluation Board for AD5689R AD5687R, Quad, 16-/12-Bit, Serial Voltage-Output |
Original |
eval-ad5689reval-ad5687rad5689rad5687r+4 | |
DDR2 memory Dimensions module weight
Abstract: FWA-3710E D-SUB 9Pin FE 1701160101
|
Original |
fwa-37102002/95/ec915gmint-2011+6 | |
alarm panel
Abstract: ekeying GBE Ethernet switch Gigabit Ethernet switch
|
Original |
utca-5503rj-45resource12utca-5503-1000e+5 | |
|
Contextual Info: SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS SCLS402M − APRIL 1998 − REVISED DECEMBER 2010 D Latch-Up Performance Exceeds 250 mA Per D 2-V to 5.5-V VCC Operation D Max tpd of 10.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D JESD 17 |
Original |
sn54lv165asn74lv165ascls402m000-v+2 | |
|
Contextual Info: SPC564A74B4, SPC564A74L7, SPC564A80B4, SPC564A80L7 32-bit MCU family built on the embedded Power Architecture Features • ■ ■ ■ 150 MHz e200z4 Power Architecture® core – Variable length instruction encoding VLE – Superscalar architecture with 2 execution |
Original |
spc564a74b4spc564a74l7spc564a80b4spc564a80l7+5 | |