LDPC decoder ip core
Abstract: 33258 24604 lte turbo encoder LDPC decoder timing 3GPP LTE MIMO Decoder XTP025 223-28 LDPC encoder 1000BASE-X
Contextual Info: 31 IP Release Notes Guide XTP025 v1.8 December 2, 2009 Xilinx Intellectual Property (IP) cores including LogiCORE IP cores are delivered through software updates available from the Xilinx Download Center. The latest versions of IP products have been tested and are delivered with the current IP
|
Original
|
xtp025ldpc decoder ip core3325824604+6lte turbo encoderldpc decoder timing3gpp lte mimo decoder223-28ldpc encoder1000base-x
|
PDF
|
lte turbo encoder
Abstract: its 31567 data sheet xilinx lte TURBO decoder XTP025 LDPC encoder decoder ip core LDPC decoder ip core 24604 LTE DL Channel Encoder 25160 dvb-s encoder design with fpga
Contextual Info: 30 IP Release Notes Guide XTP025 v1.6 June 24, 2009 Xilinx Intellectual Property (IP) cores including LogiCORE IP cores are delivered through software updates available from the Xilinx Download Center. The latest versions of IP products have been tested and are delivered with the current IP
|
Original
|
xtp025l3/24/08lte turbo encoderits 31567 data sheet+7xilinx lte turbo decoderldpc encoder decoder ip coreldpc decoder ip core24604lte dl channel encoder25160dvb-s encoder design with fpga
|
PDF
|
XC7K325T-ffg900
Abstract: XC7K325TFFG900 VX690T
Contextual Info: Vivado Design Suite User Guide Release Notes, Installation, and Licensing UG973 v2013.2 June 19, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
ug973v2013ug900xtp025+7ug344ds593ds097vivado2013-1xc7k325t-ffg900xc7k325tffg900vx690t
|
PDF
|
verilog code for dual port ram with axi interface
Abstract: XC6SLX25T-2CSG324 UG473 verilog code for dual port ram with axi lite interface XC6VLX75T-2FF784 hamming code in vhdl axi wrapper blk_mem_gen verilog code for pseudo random sequence generator in state diagram of AMBA AXI protocol v 1.0
Contextual Info: LogiCORE IP Block Memory Generator v7.1 DS512 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Block Memory Generator BMG core is an advanced memory constructor that generates area and performance-optimized memories
|
Original
|
ds512verilog code for dual port ram with axi interfacexc6slx25t-2csg324ug473+7verilog code for dual port ram with axi lite interfacexc6vlx75t-2ff784hamming code in vhdlaxi wrapperblk_mem_genverilog code for pseudo random sequence generator instate diagram of amba axi protocol v 1.0
|
PDF
|
xc6slx150t
Abstract: STR Y 6763 64 point FFT radix-4 VHDL documentation 16 point FFT radix-4 VHDL documentation verilog code for radix-4 complex fast fourier transform radix-2 DIT FFT vhdl program fft matlab code using 8 point DIT butterfly str 1096 XC6VLX75T vhdl code for simple radix-2
Contextual Info: LogiCORE IP Fast Fourier Transform v8.0 DS808 July 25, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Fast Fourier Transform FFT implements the Cooley-Tukey FFT algorithm, a computationally efficient method for calculating the
|
Original
|
ds808xc6slx150tstr y 676364 point fft radix-4 vhdl documentation+716 point fft radix-4 vhdl documentationverilog code for radix-4 complex fast fourier transformradix-2 dit fft vhdl programfft matlab code using 8 point dit butterflystr 1096xc6vlx75tvhdl code for simple radix-2
|
PDF
|
X485T
Abstract: AMBA AXI4 verilog code axi wrapper
Contextual Info: Xilinx Design Tools: Release Notes Guide Vivado Design Suite and ISE Design Suite UG631 v2012.2, v14.2 July 25, 2012 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
ug631v2012x485tamba axi4 verilog code+1axi wrapper
|
PDF
|
XC6VLX75T
Abstract: schematic symbols XTP025 Reed-Solomon encoder
Contextual Info: Reed-Solomon Encoder v7.0 DS251 June 24, 2009 Product Specification Features Applications • Available for all Virtex -4, Virtex-5, Virtex-6, Spartan®-3, Spartan-3A/3AN/3A DSP, Spartan-3E and Spartan-6 FPGAs The Reed-Solomon Encoder is used in many Forward
|
Original
|
ds251xc6vlx75tschematic symbolsxtp025+1reed-solomon encoder
|
PDF
|
DVB-T Schematic set top box
Abstract: Radix-10 VIRTEX7-XC7VX485T vhdl code for bit interleaver vhdl code for dvb-t forney interleaver by vhdl vhdl code for interleaver test bench code
Contextual Info: LogiCORE IP Interleaver/De-Interleaver v7.0 DS861 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The interleaver/de-interleaver core is appropriate for any application that requires data to be rearranged in an interleaved fashion, including many popular communications
|
Original
|
ds861zynqtm-7000cdma2000dvb-t schematic set top box+7radix-10virtex7-xc7vx485tvhdl code for bit interleavervhdl code for dvb-tforneyinterleaver by vhdlvhdl code for interleaver test bench code
|
PDF
|
XC6SLX45-FGG484
Abstract: xilinx logicore core dds DSP48A1s xilinx logicore core dds square wave DS558 DSP48 precision Sine 1Mhz Wave Generator vhdl for 8 point fft in xilinx sine cosine phase quadrant look-up address f xc3*6
Contextual Info: LogiCORE IP DDS Compiler v4.0 DS558 December 2, 2009 Product Specification Introduction The LogiCORE IP DDS Direct Digital Synthesizer Compiler core sources sinusoidal waveforms for use in many applications. A DDS consists of a Phase Generator and a SIN/COS Lookup Table. These parts are available
|
Original
|
ds558xc6slx45-fgg484xilinx logicore core ddsdsp48a1s+6xilinx logicore core dds square wavedsp48precision sine 1mhz wave generatorvhdl for 8 point fft in xilinxsine cosine phase quadrant look-up addressf xc3*6
|
PDF
|
XC3SD1800A-CS484
Abstract: xc3sd1800acs484 XC5VSX35T-FF665 color space converter YUV RGB ITU-R BT.709 ITU-R BT.709 SG16 XTP025 C 6492-0 ITU709
Contextual Info: RGB to YCrCb Color-Space Converter v2.0 DS657 April 24, 2009 Product Specification Introduction Overview The Xilinx RGB to YCrCb Color-Space Converter LogiCORE is a simplified 3x3 matrix multiplier converting three input color samples to three output samples in
|
Original
|
ds657xc3sd1800a-cs484xc3sd1800acs484xc5vsx35t-ff665+6color space converter yuv rgb itu-r bt.709itu-r bt.709sg16xtp025c 6492-0itu709
|
PDF
|
str 5653
Abstract: STR - Z 2757 STR M 6545 16 point FFT radix-4 VHDL documentation radix-2 DIT FFT vhdl program STR G 5653 STR F 5653 xc6slx150t RTL 8376 matlab code for radix-4 fft
Contextual Info: Fast Fourier Transform v7.0 DS260 June 24, 2009 Product Specification Introduction Overview The Xilinx LogiCORE IP Fast Fourier Transform FFT implements the Cooley-Tukey FFT algorithm, a computationally efficient method for calculating the Discrete Fourier Transform (DFT).
|
Original
|
ds260str 5653str - z 2757str m 6545+716 point fft radix-4 vhdl documentationradix-2 dit fft vhdl programstr g 5653str f 5653xc6slx150trtl 8376matlab code for radix-4 fft
|
PDF
|
dell precision 870
Abstract: asus motherboard intel dual core circuit diagram dell circuit diagram of motherboard PC MOTHERBOARD 915 - M5 circuit diagram dell precision 870 data Asus PC MOTHERBOARD CIRCUIT MANUAL ddr2 ram slot pin detail asus MOTHERBOARD CIRCUIT diagram LVDS display 30 pin asus Motherboard dell precision 690
Contextual Info: Application Note: Virtex-5 FPGAs R XAPP859 v1.1 July 31, 2008 Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs: DDR2 SDRAM DMA Initiator Demonstration Platform Authors: Kraig Lund, David Naylor, and Steve Trynosky Summary This application note provides a reference design for endpoint-initiated Direct Memory Access
|
Original
|
xapp859ml555ml505dell precision 870+9asus motherboard intel dual core circuit diagramdell circuit diagram of motherboardpc motherboard 915 - m5 circuit diagramdell precision 870 dataasus pc motherboard circuit manualddr2 ram slot pin detailasus motherboard circuit diagramlvds display 30 pin asusmotherboard dell precision 690
|
PDF
|
verilog code for fir filter using DA
Abstract: vhdl code for FFT 4096 point P6421 p4826 vhdl code for radix 2-2 parallel FFT 16 point FIR FILTER implementation on fpga VHDL code for polyphase decimation filter FDATOOL DSP48 spartan 6 VHDL code for polyphase decimation filter using D
Contextual Info: LogiCORE IP FIR Compiler v6.3 DS795 October 19, 2011 Product Specification Overview LogiCORE IP Facts The Xilinx LogiCORE IP FIR Compiler core provides a common interface for users to generate highly parameterizable, area-efficient high-performance FIR
|
Original
|
ds795zynqtm-7000verilog code for fir filter using davhdl code for fft 4096 point+8p6421p4826vhdl code for radix 2-2 parallel fft 16 pointfir filter implementation on fpgavhdl code for polyphase decimation filterfdatooldsp48 spartan 6vhdl code for polyphase decimation filter using d
|
PDF
|
|
Contextual Info: LogiCORE IP SMPTE2022-5/6 Video over IP Receiver v1.0 Product Guide PG033 April 24, 2012 Table of Contents Chapter 1: Overview Feature Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
|
Original
|
smpte2022-5/6pg033 |
PDF
|
|
|
schematic symbols
Abstract: k239 DSD252 IESS-308 XC6VLX75T XTP025
Contextual Info: Reed-Solomon Decoder v7.0 DS252 June 24, 2009 Product Specification Features Applications • High speed, compact Reed-Solomon Decoder The Reed-Solomon decoder with the Reed-Solomon algorithm is used for Forward Error Correction (FEC) in systems where data are transmitted and subject to
|
Original
|
ds252ieee802iess-308schematic symbols+4k239dsd252xc6vlx75txtp025
|
PDF
|
ISO 11898-1
Abstract: state machine axi 3 protocol ACFB
Contextual Info: f LogiCORE IP CAN v4.2 DS798 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Controller Area Network CAN product specification describes the architecture and features of the Xilinx CAN controller core and the
|
Original
|
ds798zynqtm-70002iso 11898-1state machine axi 3 protocol+1acfb
|
PDF
|
XC7V330T
Abstract: galois field theory ds862 galois k239
Contextual Info: LogiCORE IP Reed-Solomon Decoder v8.0 DS862 October 19, 2011 Product Specification Features LogiCORE IP Facts Table • High speed, compact Reed-Solomon Decoder • Implements many different Reed-Solomon RS coding standards Supported Device Family(1) Zynq -7000, Artix™-7, Virtex-7, Kintex™-7,
|
Original
|
ds862xc7v330tgalois field theorygalois+1k239
|
PDF
|
rgb yuv vhdl
Abstract: BT.709 video demystified analog to digital converter vhdl coding spartan DS659 ITU-601 SG16 XTP025 YCbCr rgb converter yuv rgb vhdl
Contextual Info: YCrCb to RGB Color-Space Converter v2.0 DS659 April 24, 2009 Product Specification Introduction Overview The YCrCb to RGB Color-Space Converter is a simplified 3 x 3 matrix multiplier converting three input color samples to three output samples in a single clock cycle.
|
Original
|
ds659rgb yuv vhdlbt.709video demystified+6analog to digital converter vhdl coding spartanitu-601sg16xtp025ycbcr rgb converteryuv rgb vhdl
|
PDF
|
qpsk AND 8PSK modulation VHDL CODE
Abstract: XILINX vhdl code LDPC 16APSK LDPC encoder verilog vhdl code FOR 8PSK qpsk modulation VHDL CODE vhdl code for ldpc LDPC Decoder vhdl XC6SLX45-FGG484 dvb-s encoder design with fpga
Contextual Info: LogiCORE IP DVB-S.2 FEC Encoder v2.0 DS505 December 2, 2009 Product Specification Introduction Overview The Xilinx DVB-S.2 FEC Encoder core provides designers with a Forward Error Correction FEC Encoding block for DVB-S.2 systems. The DVB-S.2 FEC Encoder core provides a complete
|
Original
|
ds505qpsk and 8psk modulation vhdl codexilinx vhdl code ldpc16apsk+7ldpc encoder verilogvhdl code for 8pskqpsk modulation vhdl codevhdl code for ldpcldpc decoder vhdlxc6slx45-fgg484dvb-s encoder design with fpga
|
PDF
|
artix7 schematic
Contextual Info: Distributed Memory Generator v7.1 DS322 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Distributed Memory Generator core uses Xilinx Synthesis Technology XST to create a variety of distributed memories. Core Specifics
|
Original
|
ds322zynq-7000srl16-basedartix7 schematic |
PDF
|
bch verilog code
Abstract: vhdl code CRC for lte vhdl code lte ds699 xilinx vhdl codes CRC24 vhdl convolution coding redundancy version Xilinx ISE Design Suite LTE DL Channel Encoder
Contextual Info: LogiCORE IP LTE DL Channel Encoder v2.1 XMP023 January 18, 2012 Product Brief Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v9.0.0
|
Original
|
xmp023zynqtm-7000bch verilog codevhdl code crc for lte+8vhdl code lteds699xilinx vhdl codescrc24vhdl convolution codingredundancy versionxilinx ise design suitelte dl channel encoder
|
PDF
|
vhdl code for rotation cordic
Abstract: DS858 LogiCORE IP CORDIC CORDIC divider CORDIC in xilinx cordic design for fixed angle rotation CORDIC v5.0 CORDIC v4.0 XC7K325T CORDIC system generator xilinx
Contextual Info: LogiCORE IP CORDIC v5.0 DS858 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP v5.0 core implements a generalized coordinate rotational digital computer CORDIC algorithm. Features Core Specifics Supported
|
Original
|
ds858zynqtm-7000vhdl code for rotation cordiclogicore ip cordic+7cordic dividercordic in xilinxcordic design for fixed angle rotationcordic v5.0cordic v4.0xc7k325tcordic system generator xilinx
|
PDF
|
DSP48E1
Abstract: XC6SLX16-2 XC7V585T-1 xilinx vhdl code for floating point square root fpga 4062 XC6SLX16 FIT rate vhdl code of 32bit floating point adder xilinx vhdl code for floating point square root o XC6VLX75-1 UG812
Contextual Info: LogiCORE IP Floating-Point Operator v6.0 DS816 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx Floating-Point Operator core provides designers with the means to perform floating-point arithmetic on an FPGA device. The core can be customized for operation, wordlength, latency and interface.
|
Original
|
ds816zynqtm-7000dsp48e1xc6slx16-2+8xc7v585t-1xilinx vhdl code for floating point square rootfpga 4062xc6slx16 fit ratevhdl code of 32bit floating point adderxilinx vhdl code for floating point square root oxc6vlx75-1ug812
|
PDF
|
LTE DUC
Abstract: xilinx XAPP1123 XAPP1123 DSP48E1s amplitude demodulation using xilinx system generator DFE digital front end DPD xilinx logicore core dds fir filter spartan 3 fir compiler v5 0x0000000012
Contextual Info: LogiCORE IP DUC/DDC Compiler v2.0 DS766 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP DUC/DDC Compiler implements high-performance, optimized Digital Upand Down-Converter modules for use in wireless base
|
Original
|
ds766zynqtm-70004a2cx20lte duc+9xilinx xapp1123xapp1123dsp48e1samplitude demodulation using xilinx system generatordfe digital front end dpdxilinx logicore core ddsfir filter spartan 3fir compiler v50x0000000012
|
PDF
|