XC95108F Search Results

XC95108F Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
XC95108 Family		Xilinx	XC95108: 5V ISP CPLD Family	Original	PDF	65.73KB	8

XC95108F Price and Stock

Filter by Manufacturer

AMD Xilinx


AMD Xilinx XC95108F-7PQ100C Peripheral ICs
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	XC95108F-7PQ100C		1,634			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XC95108F-15PQ160C Peripheral ICs
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	XC95108F-15PQ160C		1,620			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XC95108F-7PQG160C Peripheral ICs
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	XC95108F-7PQG160C		1,576			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XC95108F-15PCG84C Peripheral ICs
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	XC95108F-15PCG84C		1,512			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XC95108F-20PQ160I Peripheral ICs
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	XC95108F-20PQ160I		1,485			1 - 10 - 100 - 1000 - 10000 -	Get Quote

Find more XC95108F price and stock on Findchips.com

XC95108F Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
XC9500 Abstract: XC95108 Contextual Info:  XC95108 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 108 macrocells with 2400 usable gates • Up to 108 user I/O pins • 5 V in-system programmable (ISP)	Original	XC95108 36V18 84-Pin 100-Pin 160-Pin XC95108 XC95108F PQ100 TQ100 XC9500	PDF
X5880 Abstract: XC9500 XC95108 XC95144 XC95180 XC95216 XC95288 XC9536 XC9572 xc9536 44 pin vqfp Contextual Info:  XC9500 In-System Programmable CPLD Family January, 1997 Version 1.1 Preliminary Product Information Features instruction set allows version control of programming patterns and in-system debugging. In-system programming throughout the full device operating range and a minimum	Original	XC9500 X5880 XC95108 XC95144 XC95180 XC95216 XC95288 XC9536 XC9572 xc9536 44 pin vqfp	PDF
Contextual Info: f i XILINX XC95108 In-System Programmable CPLD J a n u a ry , 1 9 9 7 V e rs io n 1.0 Prelim inary Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to 125 MHz • • • 108 m acrocells with 2400 usable gates	OCR Scan	XC95108 36V18 100-Pin 160-Pin PQ100 TQ100 PQ160 XC95108 XC95108F	PDF
XC9572X Abstract: xc9536 44 pin vqfp XC9572F 33vy XC9500F Contextual Info: KXILINX XC9500 In-System Programmable CPLD Family Jan ua ry, 1997 V ersion 1.1 Preliminary Product Information Features instruction set allows version control of programming pat terns and in-system debugging. In-system programming throughout the full device operating range and a minimum	OCR Scan	XC9500 XC9572X xc9536 44 pin vqfp XC9572F 33vy XC9500F	PDF
xc95108f Abstract: XC9500 XC95108 Contextual Info:  XC95108 In-System Programmable CPLD April, 1997 Version 1.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 108 macrocells with 2400 usable gates • Up to 108 user I/O pins • 5 V in-system programmable (ISP)	Original	XC95108 36V18 84-Pin 100-Pin 160-Pin XC95108 XC95108F PQ100 TQ100 xc95108f XC9500	PDF