VN3205N6
Abstract: diode marking CODE VN G1 vn2lw VN3205 SOT89 MARKING CODE 43 diode marking CODE VN S2
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► ► These enhancement-mode normally-off transistors utilize a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination
|
Original
|
vn3205ms-001dsfp-vn3205a071607+5vn3205n6diode marking code vn g1vn2lwsot89 marking code 43diode marking code vn s2
|
PDF
|
DIODE S4 08
Abstract: vn3205p-g VN3205N8-G diode sot-89 marking code S1
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► ► These enhancement-mode normally-off transistors utilize a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces devices with
|
Original
|
vn3205ms-001dsfp-vn3205a101507+4diode s4 08vn3205p-gvn3205n8-gdiode sot-89 marking code s1
|
PDF
|
marking 3A sot-89
Abstract: 3V02 SIVN3205 VN3205
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► This enhancement-mode normally-off transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with
|
Original
|
vn3205dsfp-vn3205b022109marking 3a sot-89+23v02sivn3205
|
PDF
|
TO-243AA
Abstract: diode marking CODE VN G1 s4 marking code siemens VN3205N8-G
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► This enhancement-mode normally-off transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with
|
Original
|
vn3205ms-001dsfp-vn3205b020608+4to-243aadiode marking code vn g1s4 marking code siemensvn3205n8-g
|
PDF
|
P014 DIODE marking
Abstract: VN3205N3-GP013 TO-92 Package Dimensions diode inc
Contextual Info: Supertex inc. VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ►► Free from secondary breakdown ►► Low power drive requirement ►► Ease of paralleling ►► Low CISS and fast switching speeds ►► Excellent thermal stability
|
Original
|
vn3205dsfp-vn3205c092712p014 diode marking+2vn3205n3-gp013to-92 package dimensions diode inc
|
PDF
|
43 sot-89 marking code
Abstract: VN3205
Contextual Info: Supertex inc. VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ►► Free from secondary breakdown ►► Low power drive requirement ►► Ease of paralleling ►► Low CISS and fast switching speeds ►► Excellent thermal stability
|
Original
|
vn3205dsfp-vn3205c10161243 sot-89 marking code |
PDF
|
b0915
Abstract: VN3205
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► This enhancement-mode normally-off transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with
|
Original
|
vn3205dsfp-vn3205b091508b0915 |
PDF
|
VN3205
Contextual Info: Supertex inc. VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description Free from secondary breakdown Low power drive requirement Ease of paralleling Low CISS and fast switching speeds Excellent thermal stability Integral source-drain diode
|
Original
|
vn3205dsfp-vn3205c101612 |
PDF
|
sivn
Abstract: vn2lw VN3205N8-G seimens vn3205 125OC VN3205N3-G VN3205ND DMOS B0521
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► This enhancement-mode normally-off transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with
|
Original
|
vn3205dsfp-vn3205b052109sivn+8vn2lwvn3205n8-gseimens125ocvn3205n3-gvn3205nddmosb0521
|
PDF
|
VN3205
Contextual Info: VN3205 N-Channel Enhancement-Mode Vertical DMOS FETs Features General Description ► ► ► ► ► ► ► ► These enhancement-mode normally-off transistors utilize a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces devices
|
Original
|
vn3205ms-001dsfp-vn3205a072507 |
PDF
|