vhdl code download REED SOLOMON
Abstract: Reed-Solomon Decoder verilog code 7144-1 vhdl coding for error correction and detection 5 to 32 decoder using 3 to 8 decoder vhdl code datasheet Reed-Solomon Decoder for DVB application keyboard encoder schematic b 537 digital clock verilog code RE35
Contextual Info: Reed-Solomon Compiler MegaCore Function User Guide Version 2.0 February 2000 Reed-Solomon Compiler MegaCore Function User Guide, February 2000 A-UG-RSCOMPILER-02 Altera, APEX, APEX 20K, FLEX, FLEX 10K, FLEX 10KA, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, Quartus, and specific device designations
|
Original
|
-ug-rscompiler-02vhdl code download reed solomonreed-solomon decoder verilog code7144-1+7vhdl coding for error correction and detection5 to 32 decoder using 3 to 8 decoder vhdl codedatasheet reed-solomon decoder for dvb applicationkeyboard encoder schematicb 537digital clock verilog codere35
|
PDF
|
vhdl coding for error correction and detection
Abstract: vhdl code for 555 EP1S10F780C6 EP2A15F672C7 EP1K100QC208-1 vhdl 4 to 16 decoder 5 to 32 decoder using 3 to 8 decoder vhdl code
Contextual Info: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: Document Version: Document Date: 3.3.0 3.3.0 March 2002 Reed-Solomon Compiler MegaCore Function User Guide Copyright 2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all
|
Original
|
vhdl coding for error correction and detectionvhdl code for 555ep1s10f780c6ep2a15f672c7+3ep1k100qc208-1vhdl 4 to 16 decoder5 to 32 decoder using 3 to 8 decoder vhdl code
|
PDF
|
5 to 32 decoder using 3 to 8 decoder vhdl code
Abstract: simulator encoder decoder galois field coding Reed-Solomon Decoder test vector
Contextual Info: Reed-Solomon Compiler MegaCore Function April 2001 User Guide v3.1.0 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-RSCOMPILER-3.1.0 Reed-Solomon Compiler MegaCore Function User Guide Altera, ACEX, APEX, FLEX, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II are trademarks and/or
|
Original
|
5 to 32 decoder using 3 to 8 decoder vhdl codesimulator encoder decodergalois field codingreed-solomon decoder test vector |
PDF
|
ABEL-HDL Reference Manual
Abstract: UPS schematics
Contextual Info: ispVHDL and ISP Synario System User Manual Programmable IC Design Entry and Development Tool 096-211 ispVHDL and ISP Synario System User Manual 096-0211-002 July 1997 096-0211-002 Synario Design Automation, a division of Data I/O, has made every attempt to ensure that the information in this document is accurate and
|
Original
|
abel-hdl reference manualups schematics |
PDF
|
5 to 32 decoder using 3 to 8 decoder vhdl code
Abstract: vhdl code for 8 bit ODD parity generator rom RE35 5 to 32 decoder using 3 to 8 decoder verilog
Contextual Info: Reed-Solomon Compiler MegaCore Function User Guide November 1999 Reed-Solomon Compiler MegaCore Function User Guide, November 1999 A-UG-RSCOMPILER-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS,
|
Original
|
-ug-rscompiler-015 to 32 decoder using 3 to 8 decoder vhdl codevhdl code for 8 bit odd parity generator romre35+15 to 32 decoder using 3 to 8 decoder verilog
|
PDF
|
MBS 6-B5
Abstract: CY7C960 Family Users Guide VIC64 Users interrupt vhdl ld 18 CY7C960 CY7C961 Cypress VMEbus FF000000 MD32
Contextual Info: Using the Slave VIC CY7C960/961 Many VME boards, especially I/O Local Interrupts boards, need only be aware of VME Slave transactions. Most A64/A40 Support commercially available VME interface chips are caĆ pable of both Master and Slave VME transactions
|
Original
|
cy7c960/961a64/a40cy7c964eeeeee00+10mbs 6-b5cy7c960 family users guidevic64 usersinterrupt vhdlld 18cy7c960cy7c961cypress vmebusff000000md32
|
PDF
|
"online UPS" schematic
Abstract: UPS schematics numeric ups circuit diagrams ABEL-HDL Reference Manual
Contextual Info: ispVHDL and ISP Synario Systems User Manual Programmable IC Design Entry and Development Tool 096-211 ispVHDL and ISP Synario Systems User Manual 096-0211-002 July 1997 096-0211-002 Synario Design Automation, a division of Data I/O, has made every attempt to ensure that the information in this document is accurate and
|
Original
|
online ups" schematicups schematicsnumeric ups circuit diagramsabel-hdl reference manual |
PDF
|
XILINX vhdl code REED SOLOMON encoder decoder
Abstract: XILINX vhdl code REED SOLOMON 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl code for 6 bit parity generator vhdl code for 8 bit parity generator vhdl code for 9 bit parity generator encoder verilog coding vhdl code REED SOLOMON Reed-Solomon Decoder verilog code vhdl code for a 9 bit parity generator
Contextual Info: MC-XIL-RSENC Reed Solomon Encoder May 20, 2002 Product Specification AllianceCORE Facts 0HPHF&RUHTM Product Line 9980 Huennekens Street San Diego, CA 92121 Americas:+1 888-360-9044 Europe: +1 41 0 32 374 32 00 Asia: +(852) 2410 2720 E-mail: sales@memecdesign.com
|
Original
|
xilinx vhdl code reed solomon encoder decoderxilinx vhdl code reed solomon5 to 32 decoder using 3 to 8 decoder vhdl codevhdl code for 6 bit parity generator+6vhdl code for 8 bit parity generatorvhdl code for 9 bit parity generatorencoder verilog codingvhdl code reed solomonreed-solomon decoder verilog codevhdl code for a 9 bit parity generator
|
PDF
|
XILINX vhdl code REED SOLOMON encoder decoder
Abstract: xc4000 vhdl V1504 IESS-308 verilog code for 4 to 16 decoder error correction, verilog source IESS-308 code
Contextual Info: XF-RSENC Reed Solomon Encoder February 22, 1999 Product Specification AllianceCORE Facts Memec Design Services Maria Aguilar, Project Coordinator 1819 S. Dobson Rd., Suite 203 Mesa, AZ 85202 Phone: +1 888-360-9044 USA +1 602-491-4311 (outside the USA)
|
Original
|
xilinx vhdl code reed solomon encoder decoderxc4000 vhdlv1504iess-308+3verilog code for 4 to 16 decodererror correction, verilog sourceiess-308 code
|
PDF
|
Puncturing vhdl
Abstract: verilog code for BPSK matched filter hdl codes binary multiplier gf Vhdl code Convolutional Puncturing Pattern convolutional viterbi viterbi algorithm tcl script ModelSim
Contextual Info: Viterbi Compiler MegaCore Function November 2001 User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-VITERBI-3.0 Viterbi Compiler MegaCore Function User Guide Copyright 2001 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all
|
Original
|
00e-0100e-0200e-0300e-04+1200e-0500e-0600e-07puncturing vhdlverilog code for bpskmatched filter hdl codesbinary multiplier gf vhdl codeconvolutional puncturing patternconvolutionalviterbiviterbi algorithmtcl script modelsim
|
PDF
|
max 7128S programmer
Abstract: 7128E 10K30 EPF81188AGC232-3 ep600i altera 5032 PLSKT 10K20 epm9320 7160E
Contextual Info: Ordering Information June 1996, ver. 8 Altera Devices Figure 1 explains the ordering codes for Altera devices. Devices that have multiple pin counts for the same package include the pin count in their ordering codes. Some codes use relative numbers e.g., -1, -2 to designate
|
Original
|
304-pinpl-skt/q100pl-skt/q160pl-skt/q208+15pl-skt/q240pl-skt/q304100-pin208-pin240-pinmax 7128s programmer7128e10k30epf81188agc232-3ep600ialtera 5032plskt10k20epm93207160e
|
PDF
|
XILINX vhdl code REED SOLOMON
Abstract: vhdl code REED SOLOMON XILINX vhdl code download REED SOLOMON XC4000 XC4000E x8 encoder vhdl code for parity generator
Contextual Info: XF-RSENC Reed Solomon Encoder March 23, 1998 Product Specification AllianceCORE Facts Core Specifics1 Memec Design Services Maria Aguilar, Project Coordinator 1819 S. Dobson Rd., Suite 203 Mesa, AZ 85202 Phone: +1 888-360-9044 USA +1 602-491-4311 (outside the USA)
|
Original
|
60mhzxilinx vhdl code reed solomonvhdl code reed solomonxilinx vhdl code download reed solomon+4xc4000xc4000ex8 encodervhdl code for parity generator
|
PDF
|
vhdl code 16 bit LFSR
Abstract: verilog code 16 bit LFSR vhdl code for 32 bit pn sequence generator VHDL 32-bit pn sequence generator vhdl code for shift register using d flipflop vhdl code for pn sequence generator SRL16 fpga cdma by vhdl examples vhdl code for rs232 receiver using fpga vhdl code 16 bit LFSR with VHDL simulation output
Contextual Info: Application Note: Spartan-3 FPGA Series R Using Look-Up Tables as Shift Registers SRL16 in Spartan-3 Generation FPGAs XAPP465 (v1.1) May 20, 2005 Summary The SRL16 is an alternative mode for the look-up tables where they are used as 16-bit shift registers. Using this Shift Register LUT (SRL) mode can improve performance and rapidly lead
|
Original
|
srl16xapp46516-bitvhdl code 16 bit lfsr+8verilog code 16 bit lfsrvhdl code for 32 bit pn sequence generatorvhdl 32-bit pn sequence generatorvhdl code for shift register using d flipflopvhdl code for pn sequence generatorfpga cdma by vhdl examplesvhdl code for rs232 receiver using fpgavhdl code 16 bit lfsr with vhdl simulation output
|
PDF
|
vhdl code hamming
Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
Contextual Info: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's
|
Original
|
ac273l011011101101vhdl code hammingvhdl coding for hamming code+8vhdl code for pipelined matrix multiplicationvhdl code for matrix multiplicationvhdl code hamming eccparity ecc sec-ded hamming code sramverilog code for matrix multiplicationsecdedrtax2000svhdl code secded
|
PDF
|
|
|
vhdl code sum between 2 numbers in C2
Abstract: vhdl code of 32bit floating point adder vhdl code for traffic light control 32 bit sequential multiplier vhdl 4 bit sequential multiplier Vhdl
Contextual Info: ACTmap VHDL Synthesis Methodology Guide Windows & UNIX ® Environments Actel Corporation, Sunnyvale, CA 94086 1999 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579007-2 Release: April 1999 No part of this document may be copied or reproduced in any form or by
|
Original
|
vhdl code sum between 2 numbers in c2vhdl code of 32bit floating point addervhdl code for traffic light control32 bit sequential multiplier vhdl+14 bit sequential multiplier vhdl
|
PDF
|
vhdl code for 8-bit parity generator
Abstract: vhdl code for 8 bit parity generator vhdl code download REED SOLOMON vhdl code 16 bit processor vhdl code for 9 bit parity generator 8-bit multiplier VERILOG altera Date Code Formats verilog code 16 bit processor digital clock vhdl code vhdl code for complex multiplication and addition
Contextual Info: Reed-Solomon MegaCore Function User Guide July 1999 Reed-Solomon User Guide, July 1999 A-UG-SOLOMON-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II, MegaCore, MultiCore, MultiVolt, NativeLink, OpenCore, Quartus, System-on-a-Programmable-Chip, and specific device designations
|
Original
|
-ug-solomon-01vhdl code for 8-bit parity generatorvhdl code for 8 bit parity generatorvhdl code download reed solomon+7vhdl code 16 bit processorvhdl code for 9 bit parity generator8-bit multiplier verilogaltera date code formatsverilog code 16 bit processordigital clock vhdl codevhdl code for complex multiplication and addition
|
PDF
|
VOGT K3
Abstract: vogt k4
Contextual Info: 3GPP LTE Turbo Reference Design 3GPP LTE Turbo Reference Design AN-505-2.1 Application Note The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP
|
Original
|
an-505-2vogt k3vogt k4 |
PDF
|
K 7256 M
Abstract: max 7128S programmer PL-SKT/Q160
Contextual Info: Ordering Information June 1996, ver. 8 Altera Devices Figure 1 explains the ordering codes for Altera devices. Devices that have m ultiple pin counts for the same package include the pin count in their ordering codes. Som e codes use relative numbers e.g., -I, -2 to designate
|
OCR Scan
|
100-pin160-pin208-pin240-pin+8304-pinpl-skt/q100pl-skt/q160pl-skt/q208pl-skt/q240pl-skt/q304k 7256 mmax 7128s programmer
|
PDF
|
RAM64X1D
Abstract: RAM32X1D verilog code for 16 bit ram RAM32x1S RAM16X1S RAM32X2S RAM32X8S RAM128X1S vhdl code for 4 bit ram vhdl code for 8 bit ram
Contextual Info: R Using Distributed SelectRAM Memory Introduction In addition to 18Kb SelectRAM blocks, Virtex-II devices feature distributed SelectRAM modules. Each function generator or LUT of a CLB resource can implement a 16 x 1-bit synchronous RAM resource. Distributed SelectRAM memory writes synchronously and
|
Original
|
ram16x1sh0000ug002ram64x1d+8ram32x1dverilog code for 16 bit ramram32x1sram32x2sram32x8sram128x1svhdl code for 4 bit ramvhdl code for 8 bit ram
|
PDF
|
vhdl code for 4 bit ripple COUNTER
Abstract: vhdl code for Clock divider for FPGA 8 bit carry select adder verilog codes verilog code for four bit binary divider PLC in vhdl code vhdl code for 16 BIT BINARY DIVIDER verilog code for 4 bit ripple COUNTER MUX81 vhdl code for carry select adder using ROM verilog codes for full adder
Contextual Info: HDL Synthesis Coding Guidelines for Series 4 ORCA Devices July 2002 Technical Note TN1008 Introduction Coding style plays an important role in utilizing FPGA resources. Although many popular synthesis tools have significantly improved optimization algorithms for FPGAs, it still is the responsibility of the user to generate meaningful
|
Original
|
tn10081-800-latticevhdl code for 4 bit ripple countervhdl code for clock divider for fpga+88 bit carry select adder verilog codesverilog code for four bit binary dividerplc in vhdl codevhdl code for 16 bit binary dividerverilog code for 4 bit ripple countermux81vhdl code for carry select adder using romverilog codes for full adder
|
PDF
|
vme 3u board standards
Abstract: CY7C960 CY7C961 CY7C964 FF000000 MD32 VME64 vme bus specification vhdl Cypress VMEbus Interface Handbook CY7C960 Family Users Guide
Contextual Info: faxid: 5709 Using the Slave VIC CY7C960/961 Many VME boards, especially I/O boards, need only be aware of VME Slave transactions. Most commercially available VME interface chips are capable of both Master and Slave VME transactions and require some local intelligence, such as a
|
Original
|
cy7c960/961vme 3u board standardscy7c960cy7c961+7cy7c964ff000000md32vme64vme bus specification vhdlcypress vmebus interface handbookcy7c960 family users guide
|
PDF
|
CODE VHDL TO LPC BUS INTERFACE
Contextual Info: FlexyICE II v21 DATA SHEET Document V1.07 / Oct. 02, 2009 FlexyICE II DATA SHEET Artec Group OÜ, Teaduspargi 6-2, Tallinn, 11313 Estonia, European Union Tel: (+372) 6718 550 Fax: (+372) 6718 555 www.artecgroup.com info@artecgroup.com FPGA based hardware
|
Original
|
code vhdl to lpc bus interface |
PDF
|
verilog code for 16 bit ram
Abstract: verilog code for 64 32 bit register RAM64X1D vhdl code for 8 bit ram vhdl codes examples vhdl code for 4 bit ram vhdl code for memory in cam vhdl code for 4bit data memory RAM32X8S "Single-Port RAM"
Contextual Info: R Chapter 2: Design Considerations INITP_04 " " INITP_05 " " INITP_06 " "
|
Original
|
128-bit16-bitug012verilog code for 16 bit ram+9verilog code for 64 32 bit registerram64x1dvhdl code for 8 bit ramvhdl codes examplesvhdl code for 4 bit ramvhdl code for memory in camvhdl code for 4bit data memoryram32x8ssingle-port ram
|
PDF
|
matched filter matlab codes
Abstract: matched filter hdl codes branch metric Viterbi Decoder viterbi matlab
Contextual Info: Viterbi Compiler MegaCore Function June 2001 User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-VITERBI-2.1 Viterbi Compiler MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II
|
Original
|
matched filter matlab codesmatched filter hdl codesbranch metricviterbi decoder+1viterbi matlab
|
PDF
|
