RTL 8186
Abstract: vhdl code for block interleaver turbo encoder circuit, VHDL code Turbo Code LogiCORE IP License Terms RTL 8190 32 bit adder vhdl code matlab code for half adder xilinx TURBO decoder XC4VLX60 8085 vhdl
Contextual Info: IEEE 802.16e CTC Decoder Core DS137 v2.3 July 11, 2006 Product Specification Features • Performs iterative soft decoding of the IEEE 802.16e Convolutional Turbo Code (CTC) encoded data as described in Section 8.4 of the IEEE Std 802.16-2004 specification and the corrigendum IEEE
|
Original
|
ds13716-2004/cor1/d5rtl 8186vhdl code for block interleaver+8turbo encoder circuit, vhdl codeturbo code logicore ip license termsrtl 819032 bit adder vhdl codematlab code for half adderxilinx turbo decoderxc4vlx608085 vhdl
|
PDF
|
vhdl code for Circular convolution
Abstract: vhdl convolution coding XAPP551 Viterbi Trellis Decoder viterbi convolution vhdl code for lte channel coding vhdl code lte Convolutional Encoder ModelSim 6.5c convolutional
Contextual Info: Application Note: All Virtex and Spartan FPGA Families Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting XAPP551 v2.0 July 30, 2010 Summary Author: Michael Francis Many digital communication standards employ convolution coding as a means of forward error
|
Original
|
xapp551vhdl code for circular convolutionvhdl convolution codingviterbi trellis decoder+6viterbi convolutionvhdl code for lte channel codingvhdl code lteconvolutional encodermodelsim 6.5cconvolutional
|
PDF
|
UG331
Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332cwda04xapp256+7manual spartan-3 xc3s400 evaluation kitvhdl code for rs232 receiverhcl l21 usb power supply circuit diagramhcl p38 circuit diagramr80515xc3sd1800a-fg676vhdl ethernet spartan 3a
|
PDF
|
manual SPARTAN-3 XC3S400 evaluation kit
Abstract: hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.7 August 19, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development
|
Original
|
ug331guides/ug332manual spartan-3 xc3s400 evaluation kithcl l21 usb power supply circuit diagram+7verilog code for modified booth algorithmvhdl code for lcd of spartan3ett 2222 horizontal output transistor pins out diaverilog for 8 point fft using fpga spartan3vhdl code for ldpc decodertypes of multipliersge fanuc cpu 331
|
PDF
|
vhdl code for lcd of spartan3E
Abstract: verilog code for Modified Booth algorithm vhdl code for rs232 receiver ge fanuc cpu 331 ug331 vhdl ethernet spartan 3a spartan 3e vga ucf barco 16 BIT ALU design with verilog/vhdl code TUTORIALS xilinx FFT
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.5 January 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332vhdl code for lcd of spartan3everilog code for modified booth algorithm+7vhdl code for rs232 receiverge fanuc cpu 331vhdl ethernet spartan 3aspartan 3e vga ucfbarco16 bit alu design with verilog/vhdl codetutorials xilinx fft
|
PDF
|
BUTTERFLY DSP
Abstract: Architecture of TMS320C4X FLOATING POINT PROCESSOR arm piccolo BDSP9124 DSP16xx 32 bit barrel shifter vhdl space-vector PWM by using VHDL TMS32C50 vhdl code for Circular convolution verilog code for 2D linear convolution
Contextual Info: coverstory By Markus Levy, Technical Editor Photo courtesy Philips Semiconductors 1999 DSP-architecture directory 66 edn | April 15, 1999 www.ednmag.com THE EXPLOSIVE GROWTH OF DSP-BASED APPLICATIONS CONTINUES TO FUEL AN UNPRECEDENTED DEMAND FOR NEW DSP TECHNOLOGY. FOLLOWING THE TRADITION OF MANY YEARS PAST,
|
Original
|
tms320c4x64-bit-wide64-bitbutterfly dsp+9architecture of tms320c4x floating point processorarm piccolobdsp9124dsp16xx32 bit barrel shifter vhdlspace-vector pwm by using vhdltms32c50vhdl code for circular convolutionverilog code for 2d linear convolution
|
PDF
|
TXM AX1
Abstract: radix-2 DIT FFT vhdl program SRUU002 lms algorithm using vhdl code dc motor driver MANUAL tag 9209 TGC3000 SPRU103 NS 2N3 XDS510
Contextual Info: T320C54x MegaModulet Customizable DSP cDSPt User’s Guide Beta draft information is subject to change without notice. April 1996 (Release 1.1) Printed on Recycled Paper Running Title—Attribute Reference IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any
|
Original
|
t320c54xxds510index-15txm ax1+8radix-2 dit fft vhdl programsruu002lms algorithm using vhdl codedc motor driver manualtag 9209tgc3000spru103ns 2n3
|
PDF
|
DSP48A1
Abstract: DSP48A1 UG389 UG389 XC6SL DSP48A1 post adder XC6SLX150T verilog code for barrel shifter 8 bit carry select adder verilog code verilog code for 16 bit carry select adder systolic multiplier and adder vhdl code
Contextual Info: Spartan-6 FPGA DSP48A1 Slice User Guide [optional] UG389 v1.1 August 13, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
dsp48a1ug389dsp48a1 ug389xc6sl+6dsp48a1 post adderxc6slx150tverilog code for barrel shifter8 bit carry select adder verilog codeverilog code for 16 bit carry select addersystolic multiplier and adder vhdl code
|
PDF
|
four way traffic light controller vhdl coding
Abstract: vhdl code Wallace tree multiplier block diagram baugh-wooley multiplier vhdl code for Wallace tree multiplier vhdl code for traffic light control 8051 project on traffic light controller COOLRUNNER-II ucf file tq144 baugh-wooley multiplier verilog vhdl code manchester encoder traffic light controller vhdl coding
Contextual Info: Programmable Logic Design Quick Start Handbook R R Xilinx is disclosing this Document and Intellectual Property hereinafter “the Design” to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
four way traffic light controller vhdl codingvhdl code wallace tree multiplierblock diagram baugh-wooley multipliervhdl code for wallace tree multiplier+6vhdl code for traffic light control8051 project on traffic light controllercoolrunner-ii ucf file tq144baugh-wooley multiplier verilogvhdl code manchester encodertraffic light controller vhdl coding
|
PDF
|
SPARTAN-6 GTP
Abstract: Spartan-6 PCB design guide Digital filter design for SPARTAN 6 FPGA digital FIR Filter VHDL code DSP48A1 electrocardiogram vhdl code for 4 bit barrel shifter SPARTAN 6 Configuration ug389 verilog code for barrel shifter
Contextual Info: Spartan-6 FPGA DSP48A1 Slice User Guide [optional] UG389 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
dsp48a1ug389spartan-6 gtpspartan-6 pcb design guide+6digital filter design for spartan 6 fpgadigital fir filter vhdl codeelectrocardiogramvhdl code for 4 bit barrel shifterspartan 6 configurationverilog code for barrel shifter
|
PDF
|
VHDL code for lcd interfacing to spartan3e
Abstract: block diagram baugh-wooley multiplier vhdl code Wallace tree multiplier vhdl code for lcd of spartan3E VHDL code for lcd interfacing to cpld signetics hand book project report of 3 phase speed control motor circuit vector method philips application manchester verilog COOLRUNNER-II examples sd card interfacing spartan 3E FPGA
Contextual Info: Programmable [Guide Title] Logic Common UG Design Template Set Quick Start [Guide Subtitle] Guide [optional] UG500 v1.0 May 8, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug500vhdl code for lcd interfacing to spartan3eblock diagram baugh-wooley multipliervhdl code wallace tree multiplier+7vhdl code for lcd of spartan3evhdl code for lcd interfacing to cpldsignetics hand bookproject report of 3 phase speed control motor circuit vector methodphilips application manchester verilogcoolrunner-ii examplessd card interfacing spartan 3e fpga
|
PDF
|
on digital code lock using vhdl mini pr
Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
Contextual Info: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.
|
Original
|
xc2064xc3090xc4005xc5210+11xc-ds501on digital code lock using vhdl mini prxc2v3000-bg728ternary content addressable memory vhdlxc2v6000-ff1152transistor 841toshiba smd marking code transistorland pattern bga 0,50xc2v3000-fg676bt 342 projectsmd marking code mfw
|
PDF
|
verilog code for 32 BIT ALU implementation
Abstract: vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR instruction set of TMS320C5x dsp processor Architecture of TMS320C54X addressing modes in adsp-21xx
Contextual Info: EDN 2000 EDN’S ANNUAL DSP DIRECTORY HIGHLIGHTS THE ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. HERE’S HELP IN SORTING THROUGH THE MYRIAD DSP DEVICES. YOU CAN ALSO ACCESS OUR FREQUENTLY UPDATED, FEATURE-TUNED DATABASE USING OUR SEARCH ENGINE TO FIND THE RIGHT DEVICE FOR YOUR DESIGN NEEDS.
|
Original
|
x3j16/95-0029nm6403verilog code for 32 bit alu implementationvhdl code 16 bit processor+8verilog code 16 bit processorverilog code for barrel shiftervhdl code for 8 bit barrel shifter16 bit multiplier verilogarchitecture of tms320c4x floating point processorinstruction set of tms320c5xdsp processor architecture of tms320c54xaddressing modes in adsp-21xx
|
PDF
|
datasheet transistor said horizontal tt 2222
Abstract: interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out
Contextual Info: Virtex-II Platform FPGA User Guide UG002 v2.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug002datasheet transistor said horizontal tt 2222interface of rs232 to uart in vhdl xc950080c31 instruction set+7apple ipad schematic drawing8 bit alu in vhdl mini project reportapple ipad 2 circuit schematicapple ipadapple ipad 2panasonic inverter dv 700 manualtt 2222 horizontal output transistor pins out
|
PDF
|
|
|
apple ipad schematic drawing
Abstract: xpower inverter 3000 plus apple ipad 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic 8051 code assembler for data encryption standard XC2VP2-FG256 vhdl code for FFT 32 point Rayovac 357 apple ipad battery charge controller
Contextual Info: Virtex-II Pro and Virtex-II Pro X FPGA User Guide UG012 v4.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug012apple ipad schematic drawingxpower inverter 3000 plusapple ipad+78 bit alu in vhdl mini project reportapple ipad 2 circuit schematic8051 code assembler for data encryption standardxc2vp2-fg256vhdl code for fft 32 pointrayovac 357apple ipad battery charge controller
|
PDF
|
verilog code for discrete linear convolution
Abstract: verilog code for ultrasonic sensor with fpga verilog code for linear convolution by circular c image enhancement verilog code verilog code for linear convolution by circular adc matlab code vhdl code for Circular convolution iir filter butterworth verilog vhdl code of 32bit floating point adder verilog code image processing filtering
Contextual Info: White Paper Increase Bandwidth in Medical & Industrial Applications With FPGA Co-Processors Introduction Programmable logic devices PLDs have long been used as primary and co-processors in telecommunications (see Building Blocks for Rapid Communication System Development white paper). Digital signal processing (DSP) in
|
Original
|
verilog code for discrete linear convolutionverilog code for ultrasonic sensor with fpgaverilog code for linear convolution by circular cimage enhancement verilog code+6verilog code for linear convolution by circularadc matlab codevhdl code for circular convolutioniir filter butterworth verilogvhdl code of 32bit floating point adderverilog code image processing filtering
|
PDF
|
wireless power transfer using em waves matlab simulink
Abstract: PCB mounted 230 V relay Virtex-II FF1152 Prototype Board sot 23-5 marking code H5 BT 342 project Chirp modulation ber performance vhdl code for TRAFFIC LIGHT CONTROLLER using stat Motorola diode SMD code B13 xilinx vhdl code for 555 timer MARKING SMD IC CODE 8-pin
Contextual Info: Virtex-II Pro Platform FPGA Handbook UG012 v1.0 January 31, 2002 R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.
|
Original
|
ug012xc2064xc3090xc4005+12xc5210b-1972wireless power transfer using em waves matlab simulinkpcb mounted 230 v relayvirtex-ii ff1152 prototype boardsot 23-5 marking code h5bt 342 projectchirp modulation ber performancevhdl code for traffic light controller using statmotorola diode smd code b13xilinx vhdl code for 555 timermarking smd ic code 8-pin
|
PDF
|
EMU10K1
Abstract: EMU10K1 ANALOG OUTPUT piano vhdl vhdl code direct digital synthesizer digital piano IC low pass Filter VHDL code Digital Audio Receivers wavetable synthesizer VHDL audio codec ac97 audio chip
Contextual Info: THE EMU10K1 DIGITAL AUDIO PROCESSOR THIS PC AUDIO SOLUTION FULFILLS ITS ORIGINAL DESIGN GOAL AS A MICROSOFT DIRECTSOUND ACCELERATOR AND, WITH ITS ENVIRONMENTAL SIMULATION CAPABILITIES, PROMPTED THE DEVELOPMENT OF THE ENVIRONMENTAL AUDIO EXTENSIONS EAX TO MICROSOFT DIRECTSOUND3D.
|
Original
|
emu10k1emu10k1 analog outputpiano vhdlvhdl code direct digital synthesizer+6digital piano iclow pass filter vhdl codedigital audio receiverswavetable synthesizervhdl audio codecac97 audio chip
|
PDF
|
ST18932-core
Abstract: N530 XD FST
Contextual Info: FZJ * 71 SGS-THOMSON S T 18933 DATA SIGNAL PROCESSOR PRELIMINARY DATA THE ST18933 INCLUDES : • A ST18932-CORE CPU ■ 4KX 16-BIT DATA RAM ■ 8KX 16-BIT DATA ROM ■ 16K X 32-BIT PROGRAM ROM ■ A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM
|
OCR Scan
|
st18933st18932-core16-bit32-bit+4st18932pmpqf160n530xd fst
|
PDF
|
ST18932
Abstract: ST18R933 ST18940 8k x 16 rom din-t6 C4 ims1635 ldr 10k Philips ID27 PQFP160 ST18933
Contextual Info: ST18933 DATA SIGNAL PROCESSOR . . . . . . . THE ST18933 INCLUDES : A ST18932-CORE CPU 4K X 16-BIT DATA RAM 8K X 16-BIT DATA ROM 16K X 32-BIT PROGRAM ROM A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM THE HOST INTERFACE. A 8-BIT HOST INTERFACE WITH A 64 X 8BIT DUAL PORT RAM
|
Original
|
st18933st18932-core16-bit32-bit+9st18932st18r933st189408k x 16 romdin-t6 c4ims1635ldr 10kphilips id27pqfp160
|
PDF
|
ST18932
Abstract: st18r933 ldr 07 ldr 10k IA15 PQFP160 ST18933 din-t6 C4 54a5
Contextual Info: ST18933 DATA SIGNAL PROCESSOR . . . . . . . THE ST18933 INCLUDES : A ST18932-CORE CPU 4K X 16-BIT DATA RAM 8K X 16-BIT DATA ROM 16K X 32-BIT PROGRAM ROM A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM THE HOST INTERFACE. A 8-BIT HOST INTERFACE WITH A 64 X 8BIT DUAL PORT RAM
|
Original
|
st18933st18932-core16-bit32-bit+8st18932st18r933ldr 07ldr 10kia15pqfp160din-t6 c454a5
|
PDF
|
verilog code for modified booth algorithm
Abstract: 4 bit multiplication vhdl code using wallace tree vhdl code Wallace tree multiplier radix 2 modified booth multiplier code in vhdl 8 bit wallace tree multiplier verilog code dadda tree multiplier 8bit VHDL code for low pass FIR filter realization vhdl code for 16 point radix 2 FFT radix-2 DIT FFT vhdl program 16 bit wallace tree multiplier verilog code
Contextual Info: Nios II Embedded Processor Design Contest—Outstanding Designs 2005 Third Prize Portable Vibration Spectrum Analyzer Institution: Institute of PLA Armored Force Engineering Participants: Zhang Xinxi, Song Zhuzhen, and Yao Zongzhong Instructor: Xu Jun and Wang Xinzhong
|
Original
|
verilog code for modified booth algorithm4 bit multiplication vhdl code using wallace treevhdl code wallace tree multiplierradix 2 modified booth multiplier code in vhdl+68 bit wallace tree multiplier verilog codedadda tree multiplier 8bitvhdl code for low pass fir filter realizationvhdl code for 16 point radix 2 fftradix-2 dit fft vhdl program16 bit wallace tree multiplier verilog code
|
PDF
|
250 MKT 0.1K
Abstract: GSM home automation block diagram Step Attenuator Volume Control Pot Log 100K prepaid energy meter block diagram mkt hq 371 ph STR 6735 STR w 6656 data sheet transistor de audio fp 1016 VHDL code for Winograd DFT algorithm Prolific PM 8000 series
Contextual Info: TMS320 DSP Development Support Reference Guide Literature Number: SPRU011E January 1997 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to
|
Original
|
tms320spru011exds510tms320c40+10250 mkt 0.1kgsm home automation block diagramstep attenuator volume control pot log 100kprepaid energy meter block diagrammkt hq 371 phstr 6735str w 6656 data sheettransistor de audio fp 1016vhdl code for winograd dft algorithmprolific pm 8000 series
|
PDF
|
DVD LASER POINTER REPAIRING
Abstract: siemens SPCE 650 sanyo camera vdc 2324 a Winograd 9 pin mini-din male TLC320AC02 TMS320C26 scr 106d sanyo schematic diagram dvd s1 TMS320AV120 TMS320C40
Contextual Info: TMS320 DSP Development Support Reference Guide Literature Number: SPRU011E January 1997 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to
|
Original
|
tms320spru011exds510tms320c40+9dvd laser pointer repairingsiemens spce 650sanyo camera vdc 2324 awinograd9 pin mini-din maletlc320ac02 tms320c26scr 106dsanyo schematic diagram dvd s1tms320av120
|
PDF
|
