YA128
Abstract: HDS-220 RCA 1A15 procesor P6E1 4x32 lcd BU 3150 MBS 6 B6 ST18 ST18941
Contextual Info: SGS-THOMSON ST18940/41 DIGITAL SIGNAL PROCESSOR MAIN FEATURES • 100ns MACHINE CYCLE TIME 1.2 CMOS Technology . PARALLEL HARVARD ARCHITECTURE ■ TRIPLE DATA BUSES STRUCTURE . 3 DATA MODES . SINGLE PRECISION . DOUBLE PRECISION . COMPLEX ■ 32-BIT INSTRUCTION
|
OCR Scan
|
st18940/41100ns32-bit16-bit+10ya128hds-220rca 1a15procesorp6e14x32 lcdbu 3150mbs 6 b6st18st18941
|
PDF
|
ST189* instruction set
Abstract: "04503 st18 dela irc" ST18
Contextual Info: £ T 7 SGS-THOMSON ^7# M M e J C T (s « S _ ST18940/41 DIGITAL SIGNAL PROCESSOR A D V A N C E D A TA M A IN F E A T U R E S • 100ns MACHINE CYCLE TIME (1.2 CMOS Technology ■ PARALLEL HARVARD ARCHITECTURE ■ TRIPLE DATA BUSES STRUCTURE ■ 3 DATA MODES . SINGLE PRECISION
|
OCR Scan
|
st18940/41100ns32-bit16-bit+3st189* instruction set04503 st18 dela ircst18
|
PDF
|
ST188
Contextual Info: r z 7 Ä T# S C S -T H O M S O N & y i O T T M « S T 1 8 9 4 0 /4 1 DIGITAL SIGNAL PROCESSOR MAIN FEATURES • 100ns MACHINE CYCLE TIME 1.2 CMOS Technology ■ PARALLEL HARVARD ARCHITECTURE ■ TRIPLE DATA BUSES STRUCTURE ■ 3 DATA MODES . SINGLE PRECISION
|
OCR Scan
|
100ns32-bitst188 |
PDF
|
ST18932
Abstract: ST18R933 ST18940 8k x 16 rom din-t6 C4 ims1635 ldr 10k Philips ID27 PQFP160 ST18933
Contextual Info: ST18933 DATA SIGNAL PROCESSOR . . . . . . . THE ST18933 INCLUDES : A ST18932-CORE CPU 4K X 16-BIT DATA RAM 8K X 16-BIT DATA ROM 16K X 32-BIT PROGRAM ROM A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM THE HOST INTERFACE. A 8-BIT HOST INTERFACE WITH A 64 X 8BIT DUAL PORT RAM
|
Original
|
st18933st18932-core16-bit32-bit+9st18932st18r933st189408k x 16 romdin-t6 c4ims1635ldr 10kphilips id27pqfp160
|
PDF
|
ST18932
Abstract: st18r933 ldr 07 ldr 10k IA15 PQFP160 ST18933 din-t6 C4 54a5
Contextual Info: ST18933 DATA SIGNAL PROCESSOR . . . . . . . THE ST18933 INCLUDES : A ST18932-CORE CPU 4K X 16-BIT DATA RAM 8K X 16-BIT DATA ROM 16K X 32-BIT PROGRAM ROM A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM THE HOST INTERFACE. A 8-BIT HOST INTERFACE WITH A 64 X 8BIT DUAL PORT RAM
|
Original
|
st18933st18932-core16-bit32-bit+8st18932st18r933ldr 07ldr 10kia15pqfp160din-t6 c454a5
|
PDF
|
3AD3
Abstract: barrel shifter block diagram intel 68000 INSTRUCTION SET lb 8930 TS68930 TS68931 block diagram for barrel shifter aos Manufacturing date code "saturation flag" xacu
Contextual Info: f Z 7 SGS-THOMSON m 7# [RÆQ g[i? iUi Tr^©[ïaO(gS TS68930/31 DIGITAL SIGNAL PR O C ESSO R 160ns INSTRUCTION CYCLE TIME PARALLEL HARVARD ARCHITECTURE SEPARATED PROGRAM AND DATA BUSES THREE DATA BUSES STRUCTURE DUAL EXTERNAL BUSES ONE CYCLE 16-BIT R M OPERATION ON EX
|
OCR Scan
|
ts68930/31160ns16-bit32-bit+11512x16-bitts689303ad3barrel shifter block diagramintel 68000 instruction setlb 8930ts68931block diagram for barrel shifteraos manufacturing date codesaturation flagxacu
|
PDF
|
D347D
Abstract: ST18940 "saturation flag" 32 bit barrel shifter circuit diagram using multi
Contextual Info: f Z 7 SGS-THOMSON Ä 7 # O^D l^@llLli@¥l^@ß!lfl©i TS68930/31 DIGITAL SIGNAL PROCESSOR • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 160ns INSTRUCTION CYCLE TIME PARALLEL HARVARD ARCHITECTURE SEPARATED PROGRAM AND DATA BUSES THREE DATA BUSES STRUCTURE
|
OCR Scan
|
ts68930/31160ns16-bit32-bit+6ts68930ts68931d347dst18940saturation flag32 bit barrel shifter circuit diagram using multi
|
PDF
|
ST18932-core
Abstract: N530 XD FST
Contextual Info: FZJ * 71 SGS-THOMSON S T 18933 DATA SIGNAL PROCESSOR PRELIMINARY DATA THE ST18933 INCLUDES : • A ST18932-CORE CPU ■ 4KX 16-BIT DATA RAM ■ 8KX 16-BIT DATA ROM ■ 16K X 32-BIT PROGRAM ROM ■ A BOOTSTRAP LOGIC USED TO LOAD THE EXTERNAL PROGRAM MEMORY FROM
|
OCR Scan
|
st18933st18932-core16-bit32-bit+4st18932pmpqf160n530xd fst
|
PDF
|
