AMBA AXI4 verilog code
Abstract: ZYNQ-7000 BFM 20/ZYNQ-7000 BFM
Contextual Info: LogiCORE IP AXI Bus Functional Models v3.00.a DS824 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP AXI Bus Functional Models (BFMs), developed for Xilinx by Cadence Design Systems, support the simulation of
|
Original
|
ds824amba axi4 verilog codezynq-7000 bfm20/zynq-7000 bfm |
PDF
|
AD5676R
Contextual Info: EVAL-AD5676SDZ/ EVAL-AD5676RSDZ User Guide UG-814 One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com Evaluating the AD5676/AD5676R Octal, 16-Bit nanoDAC+ FEATURES GENERAL DESCRIPTION
|
Original
|
eval-ad5676sdz/eval-ad5676rsdzug-814ad5676/ad5676r+416-biteval-ad5676sdz/eval-ad5676rsdzug12993-0-3/15ad5676r
|
PDF
|
P31AF
Abstract: XPS ipic axi4 example arm processor XC7K410T xc7a35
Contextual Info: DS809 July 25, 2012 LogiCORE IP AXI External Peripheral Controller EPC (v1.00.a) Product Specification 0 0 Introduction LogiCORE IP Facts Table This specification defines the architecture and interface requirements for the Xilinx LogiCORE IP External
|
Original
|
ds809lan91c111cy7c67300p31af+4xps ipic axi4 examplearm processorxc7k410txc7a35
|
PDF
|
XC6SLX16-2CSG324
Abstract: IPIF XC6SLX16-2 AMBA AXI designer user guide axi interrupt xilinx XC6VLX130T-1-FF1156 XPS ipic axi DS768 XILINX ipic axi XC7K410TFFG676-3
Contextual Info: LogiCORE IP AXI GPIO v1.01.b DS744 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Advanced eXtensible Interface General Purpose Input/Output (AXI GPIO) core provides a general purpose input/output interface
|
Original
|
ds74432-bitzynqtm-7000xc6slx16-2csg324+9ipifxc6slx16-2amba axi designer user guideaxi interrupt xilinxxc6vlx130t-1-ff1156xps ipic axids768xilinx ipic axixc7k410tffg676-3
|
PDF
|
XC7K410TFFG900-1
Abstract: the RMII Consortium Specification UG814 XC7K410TFFG900 XC6SLX45T-FGG484-2 XC7K410T-FFG900 UG81 ff676 RMII Specification RMII Consortium
Contextual Info: a LogiCORE IP MII to RMII v1.01.a DS476 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Media Independent Interface (MII) to Reduced Media Independent (RMII) design provides the RMII between RMII-compliant
|
Original
|
ds476xc7k410tffg900-1the rmii consortium specificationug814+7xc7k410tffg900xc6slx45t-fgg484-2xc7k410t-ffg900ug81ff676rmii specificationrmii consortium
|
PDF
|