Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL COUNTER Search Results

    TTL COUNTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    54F169/QEA
    Rochester Electronics LLC 54F169 - Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL, CQCC20 - Dual marked (5962-8607201EA) PDF Buy
    DM54LS168J/B
    Rochester Electronics LLC 54LS168 - Decade UP/Down Counter PDF Buy
    54L193W/C
    Rochester Electronics LLC 54L193 - 4 Bit Binary Up/Down Counter PDF Buy
    54LS293/BCA
    Rochester Electronics LLC 54LS293 - Binary Counter, 4-Bit - Dual marked (M38510/32004BCA) PDF Buy
    54F161/BFA
    Rochester Electronics LLC 54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301BFA) PDF Buy

    TTL COUNTER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    HLT28

    Abstract: HT28 KLT28 KT28 MC100ELT28 MC10ELT28 MC10ELT28D
    Contextual Info: MC10ELT28, MC100ELT28 5 V TTL to Differential PECL and Differential PECL to TTL Translator Description • • • • • • • • • • 3.5 ns Typical PECL to TTL Propagation Delay 1.2 ns Typical TTL to PECL Propagation Delay PNP TTL Inputs for Minimal Loading


    Original
    MC10ELT28, MC100ELT28 HLT28 KLT28 MC10ELT28/D HLT28 HT28 KLT28 KT28 MC100ELT28 MC10ELT28 MC10ELT28D PDF

    KLT28

    Abstract: HLT28 HT28 KT28 MC100ELT28 MC10ELT28 transistor k 4110
    Contextual Info: MC10ELT28, MC100ELT28 5V TTL to Differential PECL and Differential PECL to TTL Translator The MC10ELT/100ELT28 is a differential PECL to TTL translator and a TTL to differential PECL translator in a single package. Because PECL Positive ECL levels are used, only +5 V and ground are


    Original
    MC10ELT28, MC100ELT28 MC10ELT/100ELT28 ELT28 r14525 MC10ELT28/D KLT28 HLT28 HT28 KT28 MC100ELT28 MC10ELT28 transistor k 4110 PDF

    Contextual Info: >4M C C A COMPETITIVE EDGE The design of high speed TTL/CMOS systems is of­ ten made more challenging and more difficult than their ECL and GaAs counterparts due to the poor transmission line behavior of the TTL device inputs. Since inputs from either TTL or CMOS devices pro­


    OCR Scan
    66MHz SC35XX 11I01A PDF

    klt28

    Abstract: MC10ELT28 HLT28
    Contextual Info: MC10ELT28, MC100ELT28 5 V TTL to Differential PECL and Differential PECL to TTL Translator The MC10ELT/100ELT28 is a differential PECL to TTL translator and a TTL to differential PECL translator in a single package. Because PECL Positive ECL levels are used, only +5 V and ground are


    Original
    MC10ELT28, MC100ELT28 MC10ELT/100ELT28 ELT28 MC100ELT28 AN1404 AN1405 AN1406 AN1503 klt28 MC10ELT28 HLT28 PDF

    Contextual Info: >4M CC A C O M PETITIVE EDGE The design of high speed TTL/CMOS systems is of­ ten made more challenging and more difficult than their ECL and GaAs counterparts due to the poor transmission line behavior of the TTL device inputs. Since inputs from either TTL or CMOS devices pro­


    OCR Scan
    66MHz SC35XX I9-OCT-92 PDF

    Contextual Info: December 1989 Semiconductor DM74ALS37A Quadruple 2-Input NAND Buffer Advanced oxide-isolated, ion-implanted Schottky TTL process Functionally and pin for pin compatible with LS TTL counterpart Improved AC performance over LS37 Improved line receiving characteristics


    OCR Scan
    DM74ALS37A DM74ALS37AM DM74ALS37AN PDF

    MC10H605-D

    Abstract: MC100H605 MC10H605 MC10H605FN
    Contextual Info: MC10H605, MC100H605 Registered Hex ECL to TTL Translator Description The MC10/100H605 is a 6−bit, registered, dual supply ECL to TTL translator. The device features differential ECL inputs for both data and clock. The TTL outputs feature balanced 24 mA sink/source


    Original
    MC10H605, MC100H605 MC10/100H605 MC10H605/D MC10H605-D MC100H605 MC10H605 MC10H605FN PDF

    marking code diode wl

    Abstract: motorola ECL k 3555 PLCC-28 H607 MC100H607 MC10H607 MC10H607FN
    Contextual Info: MC10H607, MC100H607 Registered Hex PECL to TTL Translator Description The MC10H/100H607 is a 6−bit, registered PECL to TTL translator. The device features differential PECL inputs for both data and clock. The TTL outputs feature 48 mA sink, 24 mA source drive


    Original
    MC10H607, MC100H607 MC10H/100H607 10HTM MC10H607/D marking code diode wl motorola ECL k 3555 PLCC-28 H607 MC100H607 MC10H607 MC10H607FN PDF

    DM74ALS

    Abstract: 74ALS DM74ALS04B DM74ALS04BM DM74ALS04BSJ DV74ALS04BN M14A M14D N14A
    Contextual Info: 04B National Semiconductor DM74ALS04B Hex Inverter * Advanced oxide-isolated, ion-implanted Schottky TTL process • Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart ■ Improved AC performance over Schottky and low pow­


    OCR Scan
    TL/F/6177-1 DM74ALS04BM, DV74ALS04BN DM74ALS04BSJ DM74ALS04B DM74ALS04B LSGH22 DM74ALS 74ALS DM74ALS04BM M14A M14D N14A PDF

    DM74ALS

    Abstract: DM74ALS02 DM74ALS02M DM74ALS02N DM74ALS02SJ M14A M14D N14A
    Contextual Info: National Semiconductor DM74ALS02 Quad 2-Input NOR Gate Advanced oxide-isolated, ion-implanted Schottky TTL process Functionatly and pin for pin compatible with Schottky and low power Schottky TTL counterpart Improved AC performance over Schottky and low pow­


    OCR Scan
    DM74ALS02 TL/F/6175-1 DM74ALS02M, DM74ALS02N DM74ALS02SJ DM74ALS02 b5D112S DM74ALS DM74ALS02M M14A M14D N14A PDF

    PLCC-28

    Abstract: H604 MC100H604 MC10H604 MC10H604FN
    Contextual Info: MC10H604, MC100H604 Registered Hex TTL to ECL Translator Description The MC10H/100H604 is a 6−bit, registered, dual supply TTL to ECL translator. The device features differential ECL outputs as well as a choice between either a differential ECL clock input or a TTL clock


    Original
    MC10H604, MC100H604 MC10H/100H604 MC10H604/D PLCC-28 H604 MC100H604 MC10H604 MC10H604FN PDF

    DM74ALS

    Abstract: DM74ALS20A DM74ALS20AM DM74ALS20AN M14A N14A
    Contextual Info: General Description This device contains two independent gates, each of which performs the logic NAND function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS20A DM74ALS20A DS006184-1 DM74ALS20AM DM74ALS20AN ds006184 DM74ALS DM74ALS20AN M14A N14A PDF

    LM 8002

    Abstract: amz8000 Z8001 crystal OSCILATOR 4mhz Z8000 Z8002 AmZ8
    Contextual Info: i Am8127 < AmZ8000 Clock Generator DISTINCTIVE CHARACTERISTICS Four TTL-level clocks G enerates synchronized TTL com patible clocks at 16MHz, 2M Hz and 1MHz to drive memory circuits and LSI peripheral devices. An additional TTL clock is synchronized with the CPU high-level clock for


    OCR Scan
    Am8127 AmZ8000 16MHz, Am8127 03432C WF002010 LM 8002 Z8001 crystal OSCILATOR 4mhz Z8000 Z8002 AmZ8 PDF

    DM74ALS00N

    Abstract: DM74ALS 74ALS DM74ALS00A M14A N14A MUD 112
    Contextual Info: OOA & National Semiconductor DM74ALS00A Quad 2-Input NAND Gate Advanced oxide-isolated, ion-implanted Schottky TTL process Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart Improved AC performance over Schottky and low pow­


    OCR Scan
    DM74ALS00A TL/F/6270-1 DM74ALSOOM, DM74ALS00SJ DM74ALS00N 00fl2AQ2 DM74ALS 74ALS DM74ALS00A M14A N14A MUD 112 PDF

    DM74ALS27

    Abstract: 74ALS DM74ALS DM74ALS27M DM74ALS27N M14A N14A
    Contextual Info: DM74ALS27 Triple 3-Input NOR Gate n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart n Improved AC performance over Schottky and low power Schottky counterparts


    Original
    DM74ALS27 DS006187-1 DM74ALS27M DM74ALS27N DM74ALS27 74ALS DM74ALS DM74ALS27N M14A N14A PDF

    DM74ALS

    Abstract: DM74ALS04B DM74ALS04BM DM74ALS04BN DM74ALS04BSJ M14A M14D N14A
    Contextual Info: General Description This device contains six independent gates, each of which performs the logic INVERT function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS04B DM74ALS04B DS006177-1 DM74ALS04BM, DM74ALS04BN DM74ALS04BSJ ds006177 DM74ALS DM74ALS04BM DM74ALS04BSJ M14A M14D N14A PDF

    74ALS

    Abstract: DM74ALS DM74ALS11A DM74ALS11AM DM74ALS11AN M14A N14A
    Contextual Info: General Description This device contains three independent gates, each of which performs the logic AND function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS11A DM74ALS11A DS006181-1 DM74ALS11AM DM74ALS11AN ds006181 74ALS DM74ALS DM74ALS11AN M14A N14A PDF

    M14A

    Abstract: N14A 74ALS DM74ALS DM74ALS21A DM74ALS21AM DM74ALS21AN
    Contextual Info: General Description This device contains two independent gates, each of which performs the logic AND function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS21A DM74ALS21A DS006185-1 DM74ALS21AM DM74ALS21AN ds006185 M14A N14A 74ALS DM74ALS DM74ALS21AN PDF

    Contextual Info: « 01/Iie n /« V LOW-POWER HEX PECL-TO-TTL TRANSLATOR SYNERGY SEMICONDUCTOR FEATURES PRELIMINARY SY100S390 DESCRIPTION The SY100S390 is a hex PECL-to-TTL translator for converting 100K logic levels to TTL logic levels. Unlike other level translators, the SY100S390 operates using only one


    OCR Scan
    01/Iie SY100S390 SY100S390 28-pin T0Q13fil PDF

    DM74ALS

    Abstract: DM74ALS86 DM74ALS86M DM74ALS86N M14A N14A
    Contextual Info: General Description This device contains four independent gates, each of which performs the logic exclusive-OR function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS86 DM74ALS86 DS006195-1 DM74ALS86M DM74ALS86N ds006195 DM74ALS DM74ALS86N M14A N14A PDF

    MC100H680

    Abstract: MC10H680 T101
    Contextual Info: MC10H680, MC100H680 4−Bit Differential ECL Bus to TTL Bus Transceiver Description The MC10H/100H680 is a dual supply 4−bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses.


    Original
    MC10H680, MC100H680 MC10H/100H680 MC10H680/D MC100H680 MC10H680 T101 PDF

    Contextual Info: « LOW-POWER HEX PECL-TO-TTL TRANSLATOR SYNERGY SEMICONDUCTOR FE A T U R E S PRELIMINARY SY100S390 DESCRIPTION The SY100S390 is a hex PECL-to-TTL translator for converting 100K logic levels to TTL logic levels. Unlike other level translators, the SY100S390 operates using only one


    OCR Scan
    SY100S390 SY100S390 PDF

    Contextual Info: National Semiconductor DM74AS08 Quad 2-Input AND Gate • Advanced oxide-isolated, ion-implanted Schottky TTL process ■ Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart ■ Improved AC performance over Schottky, low power


    OCR Scan
    DM74AS08 TL/F/6106-1 DM74AS08M DM74ASVCc 500ft 0Dfl3020 PDF

    DM74ALS133

    Abstract: DM74ALS DM74ALS133M DM74ALS133N M16A N16A
    Contextual Info: DM74ALS133 13-Input NAND Gate General Description This device contains a single gate, which performs the logic NAND function. Features n Advanced oxide-isolated, ion-implanted Schottky TTL process n Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart


    Original
    DM74ALS133 13-Input DS006201-1 DM74ALS133M DM74ALS133N DM74ALS133 DM74ALS DM74ALS133N M16A N16A PDF