Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TAG A3 Search Results

    TAG A3 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    RF-HDT-WNMC-M0
    Texas Instruments Tag-it™ HF-I Plus Transponder Chip (Wafer, unprocessed) 0-WAFERSALE -40 to 85 Visit Texas Instruments
    RF-HDT-DVBB-N2
    Texas Instruments 13.56-MHz Overmolded Transponder Based on Tag-it HF-I Plus Die 0-RFIDP -25 to 90 Visit Texas Instruments Buy
    RF-HDT-DVBE-N2
    Texas Instruments 13.56-MHz Overmolded Transponder based on Tag-it HF-I Standard die 0-RFIDP -25 to 90 Visit Texas Instruments Buy
    RF37S114HTFJB
    Texas Instruments Tag-it HF-I Type 5 NFC, ISO15693 Transponder, 4 mm x 4 mm 0-RFIDN -25 to 70 Visit Texas Instruments Buy
    RF-HDT-AJLE-G1
    Texas Instruments RF-HDT-AJLE Tag-it(TM) HF-I Standard Transponder Chip (Wafer, bumped, inked, grind, sawn on tape) Visit Texas Instruments
    SF Impression Pixel

    TAG A3 Price and Stock

    HellermannTyton

    HellermannTyton TAGA39-TIP58

    Heat Shrink Prd
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    FDH Electronics TAGA39-TIP58 8 1
    • 1 $547.05
    • 10 $547.05
    • 100 $547.05
    • 1000 $465.57
    • 10000 $377.28
    Get Quote

    TAG A3 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    tag 136

    Abstract: 71B74 71216 AN-136 IDT71215 IDT71216 International Power Devices oet 71215
    Contextual Info: A NEW GENERATION OF TAG SRAMS—THE IDT71215 AND IDT71216 APPLICATION NOTE AN-136 Integrated Device Technology, Inc. By Kelly Maas INTRODUCTION CACHE AND TAG BASICS The 71215 and 71216 represent a new generation of integrated Tag SRAMs. Just as earlier Tag SRAMs such as


    Original
    idt71215idt71216an-13671b74+4tag 13671216international power devices oet71215 PDF

    mb81c51

    Contextual Info: cP February 1990 Edition 2.0 - - DATA S H E E T FUJITSU MB81C51-2S/-30 CMOS TAG RANDOM ACCESS MEMORY CMOS Tag Random Access Memory The Fujitsu MB81C51 is a 512 entry x 4 way or 1024 entry x 2 way tag random access memory Tag RAM fabricated with CMOS technology.


    OCR Scan
    mb81c51-2s/-30mb81c5132-bit1375mwmax+5mb81c51-25mb81c51-3064-leadpga-64c-a0227idia PDF

    MB81C79A

    Contextual Info: FUJITSU CMOS TAG RANDOM ACCESS MEMORY MB81C51-25 MB81C51-30 November 1988 Edition 1.0 CMOS TAG RANDOM ACCESS MEMORY The Fujitsu MB81C51 is 512 entry x 4 way/1024 entry x 2 way TAG Random Access Memory {TAG RAM fabricated with a CMOS technology. MB81C51 has been developed aiming to be used In an easily handled cache system with


    OCR Scan
    mb81c51-25mb81c51-30mb81c51way/1024+3mb81c79a32-blt1100mwmax PDF

    Contextual Info: February 1990 Edition 2.0 DATA SHEET FUJITSU MB81C51-25/-30 CMOS TAG RANDOM ACCESS MEMORY CMOS Tag Random Access Memory The Fujitsu MB81C51 is a 512 entry x 4 way or 1024 entry x 2 way tag random access memory Tag RAM fabricated with CMOS technology. The MB81C51 is ideal for use in cache memory systems with other RAMs. This device


    OCR Scan
    mb81c51-25/-30mb81c5132-bitmb81c51-25+3mb81c51-3064-leadpga-64c-a02 PDF

    IDT7174

    Abstract: IDT71B74 L7C174PC12 L7C174PC15 L7C174PC20 L7C174PC25 L7C174WC
    Contextual Info: L7C174 L7C174 DEVICES INCORPORATED 8K x 8 Cache-Tag Static RAM 8K x 8 Cache-Tag Static RAM DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 8K x 8 CMOS Static RAM with 8-bit Tag Comparison Logic ❑ High Speed Address-to-MATCH — 12 ns maximum ❑ High Speed Flash Clear


    Original
    l7c174mil-std-883idt7174idt71b74+8mk48h7428-pin32-pinl7c174pc12l7c174pc15l7c174pc20l7c174pc25l7c174wc PDF

    idt p28-2

    Abstract: IDT71B74 P28-2
    Contextual Info:  PowerPC Secondary Burst Cache Design using IDT71B74 Cache-Tag SRAMs and IDT71419 CacheRAMs Application Brief AB-02 Integrated Device Technology, Inc. INTRODUCTION The objective of this application brief is to highlight the IDT71B74 8K x 8 Cache-Tag SRAM as the Cache-Tag SRAM in


    Original
    idt71b74idt71419ab-02256kbyte+2idt p28-2p28-2 PDF

    intel 80486 architecture

    Abstract: architecture of 80486 block diagram of processor 80486 80486* diagram circuits intel 80486 80486 pinout diagram 80486 80486 architecture TAG A3 idt p28-2
    Contextual Info:  80486 Secondary Burst Cache Design Using IDT71B74 Cache-Tag SRAMs and IDT71256 Cache-Data SRAMs Application Brief AB-03 Integrated Device Technology, Inc. INTRODUCTION The objective of this application brief is to highlight the IDT71B74 8K x 8 Cache-Tag SRAM as the Cache-Tag SRAM in


    Original
    80486tmidt71b74idt71256ab-03+1280486-basedidt71b74sintel 80486 architecturearchitecture of 80486block diagram of processor 8048680486* diagram circuitsintel 8048680486 pinout diagram8048680486 architecturetag a3idt p28-2 PDF

    cache tag Static RAM

    Contextual Info: IDT71215 BiCMOS Static RAM 240K 16K x 15-Bit Cache-Tag RAM for the Pentium Processor Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ stored TAG bits and the current Tag input data. An active HIGH MATCH output is generated when these two groups of data are the


    Original
    idt7121515-bitpn80-1x4033+1cache tag static ram PDF

    TH 3067

    Abstract: tag a3 3067
    Contextual Info: IDT71216 BiCMOS Static RAM 240K 16K x 15-Bit Cache-Tag RAM for PowerPC and RISC Processors Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ stored TAG bits and the current Tag input data. An active HIGH MATCH output is generated when these two groups of data are the


    Original
    idt7121615-bitpn80-1x4033+3th 3067tag a33067 PDF

    TAG 8816

    Abstract: tiris rfid Transponder protocol irreversible locking automatic repeat request D516
    Contextual Info: Tag-it Reader System Series 6000 Host Protocol Reference Manual 11-04-21-001 July 1999 1 Tag-it Reader Host Protocol Reference Manual July 1999 Edition Two - July 1999 This is the second edition of this manual for the Tag-it Reader Host Protocol. It describes the firmware command set as implemented with release 2 and beyond


    Original
    tag 8816tiris rfidtransponder protocolirreversible locking+2automatic repeat requestd516 PDF

    ISO15693 1 out of 4 inventory request

    Abstract: ISO15693-3 ISO15693
    Contextual Info: ZMD41211 ISO 15693 Wireless Temperature Sensor Tag IC with Integrated Command Description Rev. 0.5 / January 2009 Command Description Preliminary ISO 15693 Wireless Tag IC with Integrated Temperature Sensor ZMD41211 Contents Contents . 2


    Original
    zmd41211iso15693 1 out of 4 inventory requestiso15693-3iso15693 PDF

    Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K words of 16 bits each. There are 14 common I/O tag bits and 2 separate I/O


    OCR Scan
    mpc27t41614-bitmpcz7t41627t416+5mpc27t416tq9mpc27t416tq9rmpc27t416tq10mpc27t416tq10rmpc27t416tq12 PDF

    Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 16K x 15 Bit Cache Tag RAM for PowerPC Processors The MPC27T415 is a 245,760 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K words of 15 bits each. There are 12 common I/O tag bits and 3 separate I/O status


    OCR Scan
    mpc27t41512-bit27t415mpc27t415tq9+4mpc27t41stq9rmpc27t415tq10mpc27t41stq1mpc27t415tq12 PDF

    keyboard laptop

    Contextual Info: RX95HF Near field communication transceiver for tag emulation Datasheet - production data Applications Typical protocols supported: • ISO/IEC 14443-3 Type A tag emulation Typical RX95HF applications include:  Keyboard, laptop, set top box, printer, TV, etc.


    Original
    rx95hfvfqfpn32docid023884keyboard laptop PDF

    DSC1123

    Abstract: ad4a block diagram of pentium D "Lookaside Cache"
    Contextual Info: CMOS CACHE CONTROLLER WITH TAG FOR INTEL PENTIUM PROCESSORS ADVANCED INFORMATION IDT71V280 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Provides the Cache Tag, Status Bits, CPU interface control and Data SRAM control for Pentium CPU-based


    Original
    idt71v28050mhz60mhz256kb+9512kb10-bit512mb71v280128-pindsc1123ad4ablock diagram of pentium dlookaside cache PDF

    "Lookaside Cache"

    Contextual Info: : CMOS CACHE CONTROLLER WITH TAG FOR INTEL PENTIUM PROCESSORS Jd t IDT71V280 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Provides the Cache Tag, Status Bits, CPU interface control and Data SRAM control for Pentium CPU-based systems


    OCR Scan
    idt71v280256kb512kb10-bit+4mo-136psc-40452s771lookaside cache PDF

    marking 3U 3T 3C diode 3E 3G

    Abstract: marking 3U 3T 3C diode marking 3U 3T diode GALVANTECH marking 2U 58 diode GVT7164T18
    Contextual Info: ADVANCE INFORMATION GALVANTECH, INC. SYNCHRONOUS CACHE TAG SRAM PIPELINED OUTPUT GVT7164T18 64K X 18 SYNCHRONOUS TAG SRAM 64K x 18 SRAM +3.3V SUPPLY WITH CLOCKED REGISTERED INPUTS FEATURES GENERAL DESCRIPTION • • • • • • • • • • • •


    Original
    gvt7164t1818-bit7164t18access/10ns+7access/12nsaccess/13marking 3u 3t 3c diode 3e 3gmarking 3u 3t 3c diodemarking 3u 3t diodegalvantechmarking 2u 58 diode PDF

    Contextual Info: ^ E D _ EDI8F176128C I Electronic Designs Inc. 22.5M Secondary Cache Memory Array Module DiF iiMD©i 128Kx176 Asynchronous Static RAM Module with TAG, TAG ECC, and DATA ECC Features The EDI8F176128C is a single array multichip Static RAM module organized asa 131,072x176bitmemory array.


    OCR Scan
    edi8f176128c128kx176072x176bitmemoryr4000+3edi8f176128c20mxcedi8f176128c25mxcedi8f176128c35mxc PDF

    Contextual Info: AS3953A 1 4 4 4 3 H i g h S p e e d P a s s i v e Ta g I n t e r f a c e 1 General Description The AS3953A supports ISO 14443A up to Level-4, meaning a contactless smart card or an NFC forum compatible tag Tag Type 4 can be built. Having a NFC Forum compatible tag interface allows


    Original
    as3953a4443a PDF

    Contextual Info: A S3 9 5 3 1 44 4 3 H i g h S p e e d P a s s i v e Ta g I n te r fa c e 1 General Description The AS3953 supports ISO 14443A up to Level-4, meaning a contactless smart card or an NFC forum compatible tag Tag Type 4 can be built. Having a NFC Forum compatible tag interface allows


    Original
    as39534443a PDF

    DS1201

    Contextual Info: DS1201 DS1201 Electronic Tag FEATURES • User-insertable, PIN ASSIGNMENT nonvolatile 1024 bits of read/write memory DALLAS • Low-power CMOS circuitry allows for 10 years of data DS1201 retention ELECTRONIC TAG • Miniature and transportable • Durable and rugged


    Original
    ds1201 PDF

    7510C

    Abstract: THS-635W THS-620Y THS-620W HellermannTyton MIL-M-81531 TYHC34-66 615Y THS-610Y marking 3t1
    Contextual Info: Identifying SHRINK-TAG MARKERS HellermannTyton’s Shrink-Tag system is a heat shrink identification method which makes it easy to mark wire, cable, terminals, and other components. For efficient marking, Shrink-Tags can be printed using HellermannTyton’s thermal transfer printers and the


    Original
    510c2510m47510c7510m4+11imp210c2imp210m4ths-635wths-620yths-620whellermanntytonmil-m-81531tyhc34-66615yths-610ymarking 3t1 PDF

    ad4a

    Abstract: 64K X 4 CACHE SRAM block diagram of pentium D
    Contextual Info: CMOS CACHE CONTROLLER WITH TAG FOR INTEL PENTIUM PROCESSORS IDT71V280 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Provides the Cache Tag, Status Bits, CPU interface control and Data SRAM control for Pentium CPU-based systems • High-performance secondary cache implementations


    Original
    idt71v280256kb512kb10-bit+7512mb71v280128-pinpk128-1ad4a64k x 4 cache sramblock diagram of pentium d PDF

    GVT71256T18

    Abstract: DQ974
    Contextual Info: ADVANCE INFORMATION GALVANTECH, INC. SYNCHRONOUS CACHE TAG SRAM PIPELINED OUTPUT GVT71256T18 256K X 18 SYNCHRONOUS TAG SRAM 256K x 18 SRAM +3.3V SUPPLY WITH CLOCKED REGISTERED INPUTS FEATURES GENERAL DESCRIPTION • • • • • • The Galvantech Synchronous Burst SRAM family


    Original
    gvt71256t1871256t18access/10nsdq974 PDF