ic t805
Abstract: IMS T805-F20E inmos transputer inmos transputer T225 T425 T800 t225 Inmos t805 IMS T805-G20E MEMAD11
Contextual Info: SGS-THOMSON IMS T805E •HI 32-bit floating-point transputer - Extended temperature EATURES 32 bit architecture 50 ns internal cycle time 20 MIPS peak instruction rate 2.8 Mflops (peak) instruction rate Pin compatible with IMS T800 Floating Point Unit Debugging support
|
OCR Scan
|
t805e32-bitic t805ims t805-f20e+8inmos transputerinmos transputer t225t425t800t225inmos t805ims t805-g20ememad11
|
PDF
|
AD T805
Abstract: B50R MEMAD11 T805 IMS T805-F25S IMST805 transputer Inmos t805 inmos transputer T225 inmos transputer T425
Contextual Info: 32-bit floating-point transputer FEATURES • 32 bit architecture ■ 40 ns internal cycle time ■ 25 MIPS peak instruction rate ■ 3.6 Mflops (peak) instruction rate ■ ■ Pin compatible with IMS T800, IMS T425, IMS T400 and IMS T414 Debugging support
|
OCR Scan
|
32-bitad t805b50rmemad11+7t805ims t805-f25simst805transputerinmos t805inmos transputer t225inmos transputer t425
|
PDF
|
|
Contextual Info: ’My 22 Chapter 6 IMS T805 transputer mos* Engineering Data FEATURES 32 bit architecture 33 ns internal cycle time 30 MIPS peak instruction rate 4.3 Mflops (peak) instruction rate Pin compatible with IMS T800, IMS T425, IMS T400 and IMST414 Debugging support
|
OCR Scan
|
imst414t805-g20simst805-g25st805-g30s+6t805-j20st805-j25st805-f20st805-f25st805-f30smil-std-883
|
PDF
|
Inmos t805
Abstract: IMS T805-G25S IMS T805-F25S IMS T800 T400 T414 T425 T800 T805 inmos T414
Contextual Info: IMS T805 32-bit floating-point transputer FEATURES Floating Point Unit 32 32 bit architecture 40 ns internal cycle time 25 MIPS peak instruction rate 3.6 Mflops (peak) instruction rate Pin compatible with IMS T800, IMS T425, IMS T400 and IMS T414 Debugging support
|
Original
|
32-bitinmos t805ims t805-g25sims t805-f25s+7ims t800t400t414t425t800t805inmos t414
|
PDF
|
inmos T414
Abstract: inmos T400 12u-1919-g19 25f5 T400 600 inmos transputer T425 T400 clock T800 transputer AD T805 IMS T414
Contextual Info: IMS T400 Low cost 32-bit transputer FEATURES H 32 bit architecture H 50 ns internal cycle time H 20 MHz only H 20 MIPS peak instruction rate H 10 MIPS sustained instruction rate H Pin compatible with IMS T805, IMS T800, IMS T425 and IMS T414 H 2 Kbytes on-chip static RAM
|
Original
|
32-bitinmos t414inmos t40012u-1919-g19+725f5t400 600inmos transputer t425t400 clockt800 transputerad t805ims t414
|
PDF
|
T425
Abstract: T400 T414 T800 T805 inmos transputer T425 T800 transputer IMST425
Contextual Info: IMS T425 32-bit transputer FEATURES 32 bit architecture 40 ns internal cycle time 25 MIPS peak instruction rate Pin compatible with IMS T805, IMS T800, IMS T400 and IMS T414 Debugging support 4 Kbytes on-chip static RAM System Services 100 Mbytes/sec sustained data rate to internal
|
Original
|
32-bitt425t400t414+5t800t805inmos transputer t425t800 transputerimst425
|
PDF
|
CQ 2AF1
Abstract: IMST425 IMS T400 Inmos T222
Contextual Info: 32-bit transputer FEATURES • 32 bit architecture ■ 40 ns internal cycle time ■ 25 MIPS peak instruction rate ■ Pin compatible with IMS T805, IMS T800, IMS T400 and IMS T414 ■ Debugging support ■ 4 Kbytes on-chip static RAM ■ 100 Mbytes/sec sustained data rate to internal
|
OCR Scan
|
32-bitcq 2af1imst425ims t400+1inmos t222
|
PDF
|
IMST414
Abstract: IMS T400 ST T4 1060 0922 imst400 IMST225 inmos T414 T805-20 R3174 si9590 inmos transputer
Contextual Info: SGS-THOMSON IM S T 4 0 0 Low cost 32-bit transputer FEATURES • 32 bit architecture ■ 50 ns internal cycle time ■ 20 MHz only ■ 20 MIPS peak instruction rate ■ 10 MIPS sustained instruction rate ■ Pin compatible with IMS T805, IMS T800, IMS T425
|
OCR Scan
|
32-bitimst414plcc100/ims t400+8st t4 1060 0922imst400imst225inmos t414t805-20r3174si9590inmos transputer
|
PDF
|
IMS T414
Abstract: inmos transputer T425 inmos T414 IMST425 T414 inmos transputer reference manual IMS T800 MARK RF01 T425 T800
Contextual Info: / / ,' ï ! I NMOS CORP IDE D I 4 ö 0 2 töfl OOOaSTl 3 I IM S T 425 transputer nnm os Advance Data FEATURES 30 MIPS peak 15 MIPS sustained performance 32 bit architecture IMS T800 & IMS T414-20 hardware/pin compatible 4 Kbytes on chip RAM for 120 Mbytes/sec data rate
|
OCR Scan
|
t414-20t425-g17st425-g20st425-g25s+15t425-g30st425-j17st425-j20st425-g17mt425-g20mims t414inmos transputer t425inmos t414imst425t414inmos transputer reference manualims t800mark rf01t425t800
|
PDF
|
IMST222
Abstract: IMST225 lwm 2464 a T805-G20E
Contextual Info: SGS-THOMSON IMS T805E L K g lT IM M ! 32-bit floating-point transputer - Extended temperature EATURES 32 bit architecture 50 ns internal cycle tim e 20 M IPS peak instruction rate 2.8 M flops (peak) instruction rate Pin co m patible w ith IMS T800 Floating Point Unit
|
OCR Scan
|
t805e32-bitimst222imst225+2lwm 2464 at805-g20e
|
PDF
|
T400 600
Abstract: IMS T414
Contextual Info: Low cost 32-bit transputer FEATURES • 32 bit architecture ■ 50 ns internal cycle time ■ 20 MHz only ■ 20 MIPS peak instruction rate ■ 10 MIPS sustained instruction rate ■ Pin compatible with IMS T805, IMS T800, IMS T425 and IMS T414 ■ 2 Kbytes on-chip static RAM
|
OCR Scan
|
32-bitt400 600ims t414 |
PDF
|
|
Contextual Info: S G S -1 H 0 M S 0 N « t i m i I g ï M a M Ê IMS T400 i Low cost 32-bit transputer FEATURES 32 bit architecture 50 ns internal cycle time 20 MHz only 20 MIPS peak instruction rate 10 MIPS sustained instruction rate Pin compatible with IMS T805, IMS T800, IMS T425
|
OCR Scan
|
32-bitt00b2 |
PDF
|
specifications of tdr
Abstract: Inmos t805 IMS processor
Contextual Info: SGS-THOMSON IMS T805 ’H E S m M M 32-bit floating-point transputer FEATURES • ■ ■ 32 bit architecture 40 ns internal cycle tim e 25 M IPS peak instruction rate ■ 3.6 M flops (peak) instruction rate ■ Pin co m patible w ith IMS T800, IMS T425, IMS T400
|
OCR Scan
|
32-bitspecifications of tdrinmos t805ims processor |
PDF
|
t425
Abstract: SGS thomson power schottky 8000000C sgs thomson 23-F1 KJH T6 IMST425 inmos transputer T425
Contextual Info: w # S G S -T H O M S O N IM < 5 , kT # D ïiin g M iiiL iK g T Â E g n e i ,M & _ T 4 2 5 32-bit transputer FEATURES 32 bit architecture 40 ns internal cycle time 25 MIPS peak instruction rate Pin compatible with IMS T805, IMS T800, IMST400 and IMS T414
|
OCR Scan
|
32-bitmst400pga/84pinplcc/100+8t425sgs thomson power schottky8000000csgs thomson23-f1kjh t6imst425inmos transputer t425
|
PDF
|
|
|
|
Contextual Info: HIGH-PERFORMANCE IDT54/74FCT861-64B CMOS BUS TRANSCEIVERS FEATURES: DESCRIPTION: • 35% faster than A M D ’s Am 29861-64 series The ID T54/74FC T800 Series is built using advanced CEMOS , a dual metal C M O S technology. The ID T54/74FC T860 Series bus transceivers provide highperformance bus interface buffering for wide data/address paths
|
OCR Scan
|
idt54/74fct861-64bam29861-64200mvssdahct645-004+1ssoahct645-006
|
PDF
|
IMST800
Abstract: IMS T800 T800 transputer inmos transputer inmos T414 T800 IMS T414 inmos transputer reference manual Transputer T414 T800 equivalent
Contextual Info: INMOS CORP IDE D | MfiOBbaa QDQ32fia 5 I DffimoS Chapter 3 T - 4 1 - 1 7 -5 7 • IMS T800 engineering data 45 iNnos T - * ¿ 4 - /? - & corp / ioE d | M a o 2 t,aa □ o o 3 5 a ci m | 46 1 Introduction vcc GND C a p P lu s C a p M in u s R eset A n a ly s e
|
OCR Scan
|
02baa-link123specialeventac70000000001a+10imst800ims t800t800 transputerinmos transputerinmos t414t800ims t414inmos transputer reference manualtransputer t414t800 equivalent
|
PDF
|
inmos T400
Abstract: T400-T20S AD1230 T4-0065 800-00030 T400-J20S AD123 inmos transputer reference manual imst400
Contextual Info: iZ J S G S -T H O M S O N ^ 7 # . » » I U I © « » IM S T 4 0 0 ® 32 bit transputer FEATURES 32 bit architecture 50 ns internal cycle time 20 MHz only 20 MIPS peak instruction rate 10 MIPS sustained instruction rate Pin compatible with IMS T805, IMS T800, IMS T425
|
OCR Scan
|
inmos t400t400-t20sad1230t4-0065+5800-00030t400-j20sad123inmos transputer reference manualimst400
|
PDF
|
equivalent diode for R2C
Abstract: IZH12
Contextual Info: H IG H - P E R F O R M A N C E ID T54/74FCT861-64B C M O S BUS TR AN S CEIV E RS FEATURES: DESCRIPTION: • 35% faster th a n A M D ’s A m 2 9 8 6 1 -6 4 series The ID T54/74FC T800 Series is built using advanced CEMOS , a dual metal C M O S technology.
|
OCR Scan
|
idt54/74fct861-64bam29861-64200mvmil-std-883+6ct64s-007ssdahct645-005ssoahct645-006ssdahct645-008equivalent diode for r2cizh12
|
PDF
|
"Radio Controlled Clock Receiver"
Abstract: T800 equivalent 40khz crystal CF9501A SM9501AV SM9501BV T200 T500 T800 NPC-1207 equivalent
Contextual Info: SM9501A/B Radio Controlled Clock Receiver IC OVERVIEW Radio controlled clock FEATURES • Operating supply voltage range • 2.4 to 3.6V A version • 4.5 to 5.5V (B version) Operating current consumption • 55µA (typ) @3V (A version) • 55µA (typ) @5V (B version)
|
Original
|
sm9501a/b35khz80khz16-pin+11np0304deradio controlled clock receivert800 equivalent40khz crystalcf9501asm9501avsm9501bvt200t500t800npc-1207 equivalent
|
PDF
|
9501A
Abstract: SM9501A 40khz crystal T800 equivalent NIPPON CAPACITORS CF9501A SM9501AV SM9501BV T200 T500
Contextual Info: SM9501A/B Radio Controlled Clock Receiver IC OVERVIEW Radio controlled clock FEATURES • Operating supply voltage range • 2.4 to 3.6V A version • 4.5 to 5.5V (B version) Operating current consumption • 55µA (typ) @3V (A version) • 55µA (typ) @5V (B version)
|
Original
|
sm9501a/b35khz80khz16-pin+11np0304ce9501asm9501a40khz crystalt800 equivalentnippon capacitorscf9501asm9501avsm9501bvt200t500
|
PDF
|
dcf77 receiver
Abstract: dcf77 ferrite antenna SL 100 NPN Transistor dcf ferrite antenna dcf77 antenna time code receiver dcf ferrite antenna ic 8279 dcf CLOCK dcf77 antenna loop
Contextual Info: U4224B Time-Code Receiver with Digitized Serial Output Description The U4224B is a bipolar integrated straight-through receiver circuit in the frequency range of 40 to 80 kHz. The device is designed for radio-controlled clock applications. Features D D D D
|
Original
|
u4224bd-7402515-oct-98dcf77 receiver+9dcf77 ferrite antennasl 100 npn transistordcf ferrite antennadcf77 antennatime code receiver dcfferrite antennaic 8279dcf clockdcf77 antenna loop
|
PDF
|
U4224B-BFL
Abstract: telefunken hd sl 1008 transistor T4224
Contextual Info: Te m ic U4224B TELEFUNKEN Semiconductors Time Code Receiver Description The U 4224 B is a bipolar integrated straight through receiver circuit in the frequency range of 40 to 80 kHz. The device is designed for radio controlled clock applications. Features
|
OCR Scan
|
u4224bd01s237ss020u4224b-bfl+7u4224b-bflg3u4224b-bfsu4224b-bfsg3t4224b-bftelefunken hdsl 1008 transistort4224
|
PDF
|
dcf ferrite antenna
Abstract: time code receiver dcf dcf77 receiver dcf77 antenna loop dcf77 receiver pon IC LM 1246 dcf77 ferrite antenna dcf77 low cost ferrite antenna 125 khz simple SL 100 NPN Transistor
Contextual Info: Temic T4225B S e m i c o n d u c t o r s Low-Cost Time-Code Receiver Description The T4225B is a bipolar integrated straight-through receiver circuit in the frequency range of 40 to 80 kHz. The device is designed for radio-controlled clock applications. Features
|
OCR Scan
|
t4225b18-dec-97d-74025dcf ferrite antenna+9time code receiver dcfdcf77 receiverdcf77 antenna loopdcf77 receiver ponic lm 1246dcf77 ferrite antennadcf77 low costferrite antenna 125 khzsimple sl 100 npn transistor
|
PDF
|
dcf CLOCK
Abstract: dcf77 antenna ic 8279 dcf77 antenna loop SL 100 NPN Transistor RF keyboard transmitter ferrite antenna simple SL 100 NPN Transistor DCF77 SO16L
Contextual Info: U4224B Time-Code Receiver with Digitized Serial Output Description The U4224B is a bipolar integrated straight-through receiver circuit in the frequency range of 40 to 80 kHz. The device is designed for radio-controlled clock applications. Features D D D D
|
Original
|
u4224bd-7402520-jun-97dcf clock+9dcf77 antennaic 8279dcf77 antenna loopsl 100 npn transistorrf keyboard transmitterferrite antennasimple sl 100 npn transistordcf77so16l
|
PDF
|