|
Contextual Info: Power Management in Stratix V Devices 11 2013.05.06 SV51013 Subscribe Feedback This chapter describes the programmable power technology, hot-socketing feature, power-on reset POR requirements, power-up sequencing recommendation, temperature sensing diode (TSD), and their
|
Original
|
sv51013 |
PDF
|
PIN CONFIGURATION 7411
Abstract: MAX1617A MAX1619 MAX6627
Contextual Info: 12. Power Management in Stratix V Devices SV51013-1.0 This chapter describes power management in Stratix V devices. Stratix V devices offer programmable power technology options for low-power operation. You can use these options, along with speed grade choices, in different permutations to give the
|
Original
|
sv51013-1pin configuration 7411max1617amax1619+1max6627
|
PDF
|
lpddr2
Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
Contextual Info: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010alteralpddr2lpddr2 datasheetlpddr2 phy+7lpddr2 dq calibrationdatasheet lpddr2 sdramddr3lstratix iv" package layout footprinthsul-12lpddr2 tutorialverilog code of 1-bit full subtractor
|
PDF
|
KF35-F1152
Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
Contextual Info: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
kf35-f11525sgxreceiver altlvdsvhdl code scrambler+3epcqswitch power supply" handbookcd 76 13 cp
|
PDF
|
lpddr2 datasheet
Abstract: lpddr2 QSFP optical active cable D-type Connector 25 Pin UniPHY lpddr2 CCPD 33 CB 100MHz lpddr2 spec tsmc 28nm standard io library lpddr2 phy lpddr2 DQ calibration
Contextual Info: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright © 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010alteralpddr2 datasheetlpddr2qsfp optical active cable+7d-type connector 25 pinuniphy lpddr2ccpd 33 cb 100mhzlpddr2 spectsmc 28nm standard io librarylpddr2 phylpddr2 dq calibration
|
PDF
|
7411 pin configuration
Abstract: PIN CONFIGURATION 7411 PIN diagram 7411 FIPS-197 M20K MAX1617A MAX1619 MAX6627
Contextual Info: Section III. System Integration This section provides information about system integration in Stratix V devices. This section includes the following chapters: • Chapter 8, Hot Socketing and Power-On Reset in Stratix V Devices ■ Chapter 9, Configuration, Design Security, and Remote System Upgrades in
|
Original
|
7411 pin configurationpin configuration 7411pin diagram 7411fips-197+4m20kmax1617amax1619max6627
|
PDF
|
SV51011-1
Contextual Info: Stratix V Device Handbook Volume 2: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.4 11.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
sv51011-1 |
PDF
|
SV51011-1
Abstract: epcq DDR3L HF1932 SV51009-1 AHDL adder subtractor
Contextual Info: Stratix V Device Handbook Volume 2: Device Interfaces and Integration Stratix V Device Handbook Volume 2: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.3 11.0 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
sv51011-1epcqddr3lhf1932+2sv51009-1ahdl adder subtractor
|
PDF
|
EPCQ256
Contextual Info: Section III. System Integration This section provides information about system integration in Stratix V devices. This section includes the following chapters: • Chapter 8, Hot Socketing and Power-On Reset in Stratix V Devices ■ Chapter 9, Configuration, Design Security, and Remote System Upgrades in
|
Original
|
epcq256 |
PDF
|
lpddr2 datasheet
Abstract: lpddr2 lpddr2 phy lpddr2 spec verilog code 8 bit LFSR in scrambler sgmii sfp cyclone SV51005-1 jesd79-3d lpddr2 DQ calibration QSFP CONNECTOR
Contextual Info: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.1 January 2011 Copyright © 2011Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2011alteralpddr2 datasheetlpddr2lpddr2 phy+7lpddr2 specverilog code 8 bit lfsr in scramblersgmii sfp cyclonesv51005-1jesd79-3dlpddr2 dq calibrationqsfp connector
|
PDF
|