vhdl code for dice game
Abstract: Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet
Contextual Info: Product Selector Guide Communications Products Description Pins Part Number Freq. Range Mbps ICC (mA) Packages* 3.3V SONET/SDH PMD Transceiver 2.5V SiGe Low Power SONET/SDH Transceiver SONET/SDH Transceiver w/ 100K Logic 2.5 G-Link w/ 100K Logic OC-48 Packet Over SONET (POS) Framer
|
Original
|
oc-48cys25g0101dxcys25g0102cys25g01k100+16cyp25g01k100cy7c9536cy7c955cy7b952cy7b95110basevhdl code for dice gamevideo proc 3.3v 0.07a 64-pin pqfpez811graphical lcd interfaced with psoc 5cypress ez-usb an2131qccym9239vhdl code pn 250 code generatorcy3649cy7c63723 keyboard and optical mouse programcy7c9689 ethernet
|
PDF
|
512Kx32x4
Abstract: vhdl GPCM TADM042G5 block diagram 8085 microprocessor based traffic control system
Contextual Info: Preliminary Data Sheet November 2001 Quad-Port Gigabit Ethernet Over SONET/SDH Smart Silicon Solution Features Overview • Encapsulates GbE frames into the SONET/SDH protocol using packet-over-SONET POS format. ■ Support for jumbo Ethernet packets (9.6 kbytes in
|
Original
|
ds02-055ncipds01-230ncip512kx32x4vhdl gpcm+2tadm042g5block diagram 8085 microprocessor based traffic control system
|
PDF
|
TADM042G5
Abstract: dual y34 sim data LG1627BXC TDAT042G5 TRCV012G5 TTRN012G5 DS01001 an30 laser
Contextual Info: Advance Data Sheet November 2000 Dual-Gigabit Ethernet Over SONET/SDH Smart Silicon Solution Overview The dual-gigabit Ethernet GbE over SONET/SDH design is a system solution for transporting GbE frames over existing SONET/SDH rings or point-topoint connections. It is provided using a combination
|
Original
|
ds01-001nciptadm042g5dual y34sim data+6lg1627bxctdat042g5trcv012g5ttrn012g5ds01001an30 laser
|
PDF
|
sonet testbench
Abstract: CP155 GR-253-CORE
Contextual Info: SONET STS-1 Framer MegaCore Function STS1FRM June 2001; ver. 1.01 Data Sheet • Features ■ ■ ■ ■ ■ ■ Typical Applications Performs synchronous optical network (SONET) framing and transmission convergence (TC) Processes transport overhead (TOH) and path overhead (POH)
|
Original
|
sonet testbenchcp155gr-253-core |
PDF
|
CP622
Abstract: GR-253-CORE STS12CFRM
Contextual Info: SONET/SDH STS-12c/STM-4 Framer MegaCore Function STS12CFRM July 2001; ver. 1.01 Data Sheet • Features ■ ■ ■ ■ ■ ■ Typical Applications Performs synchronous optical network (SONET)/synchronous digital hierarchy (SDH) framing and transport convergence (TC)
|
Original
|
sts-12c/stm-4sts12cfrmcp622gr-253-core |
PDF
|
16 byte register VERILOG
Abstract: verilog code BIP-8 GR-253 GR-253-CORE STS12CFRM digital alarm clock vhdl code in modelsim alarm clock design of digital VHDL
Contextual Info: SONET/SDH STS-12c/STM-4 Framer MegaCore Function STS12CFRM July 2001 User Guide Version 1.01 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPSTS12CFRM-1.01 SONET/SDH STS-12c/STM-4 Framer MegaCore Function (STS12CFRM) User Guide
|
Original
|
sts-12c/stm-4sts12cfrm-ug-ipsts12cfrm-1sts12c/stm-1+616 byte register verilogverilog code bip-8gr-253gr-253-coredigital alarm clock vhdl code in modelsimalarm clock design of digital vhdl
|
PDF
|
vhdl code for stm-1 sequence
Abstract: vhdl code for BIP-8 generator STM-1 verilog code BIP-8 rw0s ATM machine working circuit diagram using sonet vhdl 16 byte register VERILOG AIRbus Interface alarm clock design of digital VHDL vhdl code for 9 bit parity generator vhdl code stm-64
Contextual Info: SONET/SDH STS-3c/STM-1 Framer MegaCore Function STS3CFRM June 2001 User Guide Version 1.01 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPSTS3CFRM-1.01 SONET/SDH STS-3c/STM-1 Framer MegaCore Function (STS3CFRM) User Guide
|
Original
|
vhdl code for stm-1 sequencevhdl code for bip-8 generator stm-1verilog code bip-8rw0s+6atm machine working circuit diagram using sonet vhdl16 byte register verilogairbus interfacealarm clock design of digital vhdlvhdl code for 9 bit parity generatorvhdl code stm-64
|
PDF
|
verilog code BIP-8
Abstract: alarm clock verilog code rw0s digital alarm clock vhdl code in modelsim ATM machine working circuit diagram using sonet vhdl vhdl code for 1 bit error generator vhdl code for 9 bit parity generator GR-253 GR-253-CORE verilog implementation of sts1 pointer processing
Contextual Info: SONET STS-3 Framer MegaCore Function STS1X3FRM June 2001 User Guide Version 1.01 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPSTS1X3FRM-1.01 SONET STS-3 Framer MegaCore Function (STS1X3) User Guide Altera, APEX, APEX 20K, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II are trademarks and/or service marks of
|
Original
|
verilog code bip-8alarm clock verilog coderw0sdigital alarm clock vhdl code in modelsim+6atm machine working circuit diagram using sonet vhdlvhdl code for 1 bit error generatorvhdl code for 9 bit parity generatorgr-253gr-253-coreverilog implementation of sts1 pointer processing
|
PDF
|
verilog implementation of sts1 pointer processing
Abstract: verilog code BIP-8 GR-253 J0 byte length 14 GR-253 GR-253-CORE
Contextual Info: SONET STS-1 Framer MegaCore Function STS1FRM June 2001 User Guide Version 1.01 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPSTS1FRM-1.01 SONET STS-1 Framer MegaCore Function (STS1FRM) User Guide Altera, APEX, APEX 20K, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II are trademarks and/or service marks of
|
Original
|
verilog implementation of sts1 pointer processingverilog code bip-8gr-253 j0 byte length 14gr-253+1gr-253-core
|
PDF
|
vhdl spi interface
Abstract: flexbus interface
Contextual Info: New Products Cores New Flexbus-4 Core • Multiple data transfer modes, including: Packet-Over-SONET POS – POS mode transmits data formatted in variablelength packets A Seamless Solution for 10 Gbps Networking Applications Asynchronous Transfer Mode (ATM) –
|
Original
|
vhdl spi interfaceflexbus interface |
PDF
|
CP155
Contextual Info: SONET STS-1 Framer MegaCore Function STS1FRM December 19, 2000; ver. 1.00 Features • ■ ■ ■ ■ ■ ■ Typical Applications Easy-to-use MegaWizard Plug-In generates MegaCore® variants QuartusTM software and OpenCoreTM feature allow place-and-route,
|
Original
|
cp155 |
PDF
|
BM1S
Abstract: sonet testbench CP155
Contextual Info: SONET/SDH STS-3c/STM-1 Framer MegaCore Function STS3CFRM December 19, 2000; ver. 1.00 Features • ■ ■ ■ ■ ■ ■ Typical Applications Easy-to-use MegaWizard Plug-In generates MegaCore® variants QuartusTM software and OpenCoreTM feature allow place-and-route,
|
Original
|
bm1ssonet testbenchcp155 |
PDF
|
GR-253-CORE
Contextual Info: SONET STS-3 Framer MegaCore Function STS1X3FRM June 2001; ver. 1.01 Features Data Sheet • ■ ■ ■ ■ ■ ■ Typical Applications Easy-to-use MegaWizard Plug-In generates MegaCore® variants Quartus® II software and OpenCore® feature allow place-and-route,
|
Original
|
gr-253-core |
PDF
|
CP155
Abstract: GR-253-CORE
Contextual Info: SONET/SDH STS-3c/STM-1 Framer MegaCore Function STS3CFRM June 2001, ver. 1.01 Data Sheet • ■ Features ■ ■ ■ ■ ■ Typical Applications Easy-to-use MegaWizard Plug-In generates MegaCore® variants Quartus® II software and OpenCore® feature allow place-and-route,
|
Original
|
cp155gr-253-core |
PDF
|
|
|
OTU1
Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench
Contextual Info: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool
|
Original
|
sts48cc381otu1xip2174+4paxonet communicationsoc48ise4otn testbench
|
PDF
|
OTN testbench
Abstract: CC481 XIP2196 OTU2 framer OC48 STS192 XILINX vhdl code REED SOLOMON encoder decoder vhdl code for bram Generic AIS verilog code for TCM decoder
Contextual Info: STS192 OTN Framer/Digital Wrapper CC481 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc481.ucf Testbench, test scripts Verification Tool
|
Original
|
sts192cc481otn testbenchxip2196+6otu2 frameroc48xilinx vhdl code reed solomon encoder decodervhdl code for bramgeneric aisverilog code for tcm decoder
|
PDF
|
rx data path interface in vhdl
Abstract: vhdl code for 8-bit calculator CRC-16 CRC-32 STS-48 CC226 x431 fpga vhdl code for crc-32 CRC-16 and verilog vhdl code for scrambler descrambler
Contextual Info: CoreEl 1.25 Gb/s GFP Framer CC224 May 30, 2003 Product Specification AllianceCORE™ Facts Core Specifics See Table 1 Provided with Core Documentation CC224 Functional Specification Design File Formats EDIF netlist Constraints File .ucf Script Based Behavioral
|
Original
|
cc224apcc224rx data path interface in vhdlvhdl code for 8-bit calculator+8crc-16crc-32sts-48cc226x431fpga vhdl code for crc-32crc-16 and verilogvhdl code for scrambler descrambler
|
PDF
|
fpga vhdl code for crc-32
Abstract: crc verilog code 16 bit verilog code for 10 gb ethernet verilog code for frame synchronization sonet testbench XC2VP20 vhdl code scrambler STM 64 FRAMER WITH OTN vhdl code stm-64 CRC-16
Contextual Info: CoreEl CC327 10Gb GFP Framer May 6, 2003 Product Specification AllianceCORE™ Facts Paxonet Communications, Inc. 4046 Clipper Court Fremont CA 94538, USA Phone: +1 510-770-2277 Fax: +1 510-770-2288 E-mail: sales@paxonet.com URL: www.paxonet.com Features
|
Original
|
cc327oc-192fpga vhdl code for crc-32crc verilog code 16 bit+8verilog code for 10 gb ethernetverilog code for frame synchronizationsonet testbenchxc2vp20vhdl code scramblerstm 64 framer with otnvhdl code stm-64crc-16
|
PDF
|
GR-253-CORE
Contextual Info: T3 Mapper MegaCore Function T3MAP February 20, 2001; ver. 1.00 • ■ Features ■ ■ ■ ■ ■ ■ ■ Typical Applications Data Sheet Easy-to-use MegaWizard Plug-In generates MegaCore® variants QuartusTMII software and OpenCoreTM feature allow place-androute, and static timing analysis of designs prior to licensing
|
Original
|
gr-253-core |
PDF
|
GR-253-CORE
Abstract: synchronous fifo design in verilog
Contextual Info: T3 Mapper MegaCore Function T3MAP February 20, 2001 User Guide Version 1.0 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPT3MAPPER-1.0 T3 Mapper MegaCore Function (T3MAP) User Guide Altera, APEX, APEX 20K, APEX 20KE, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II are trademarks and/or
|
Original
|
gr-253-coresynchronous fifo design in verilog |
PDF
|
OTU1
Abstract: AN-607-1 OC48 SONET OC48
Contextual Info: Dynamic Reconfiguration of Transceiver Channels Using Multiple PLLs in Stratix IV Dynamic Reconfiguration of Transceiver Channels Using Multiple PLLs in Stratix IV Devices AN-607-1.2 Application Note This application note describes how you can dynamically reconfigure your Stratix IV
|
Original
|
an-607-1otu1oc48sonet oc48 |
PDF
|
vhdl code for ofdm transceiver using QPSK
Abstract: soft 16 QAM modulation matlab code verilog code for ofdm transmitter dac 0808 interfacing with 8051 microcontroller vhdl code for ofdm transmitter VHDL PROGRAM for ofdm turbo codes matlab simulation program 16 QAM adaptive modulation matlab E1 pdh vhdl uart 16750
Contextual Info: Intellectual Property Selector Guide IP Functions for System-on-a-Programmable-Chip Solutions March 2003 Contents • Introduction to Altera IP Megafunctions Page 3 • DSP Solutions Page 5 • Communications Solutions Page 11 • Microsystems Solutions Page 16
|
Original
|
arm922tvhdl code for ofdm transceiver using qpsksoft 16 qam modulation matlab codeverilog code for ofdm transmitter+7dac 0808 interfacing with 8051 microcontrollervhdl code for ofdm transmittervhdl program for ofdmturbo codes matlab simulation program16 qam adaptive modulation matlabe1 pdh vhdluart 16750
|
PDF
|
RFC-1619
Abstract: foundation field bus protocol PLX9080 RFC1619 counter schematic diagram vhdl code CRC 32 vhdl code for scrambler descrambler VHDL CODE FOR HDLC controller
Contextual Info: PPP8 HDLC Core CC318f November 23, 1998 C ooreEl MicroSystems CoreEl MicroSystems 46750 Fremont Blvd. #208 Fremont, CA 94538 USA Phone: +1 510-770-2277 Fax: +1 510-770-2288 URL: www.coreel.com E-mail: sales@coreel.com Features • • • • • • •
|
Original
|
cc318frfc161916/32-bitrfc-1619+6foundation field bus protocolplx9080counter schematic diagramvhdl code crc 32vhdl code for scrambler descramblervhdl code for hdlc controller
|
PDF
|
OTU2 framer
Abstract: verilog code for TCM decoder 8 BIT PROCESSOR USING VHDL
Contextual Info: CoreEl CC481 OTU2 Framer May 6, 2003 Product Specification AllianceCORE™ Facts separately Core Specifics See Table 1 Provided with Core Documentation User Guide, Design Guide EDIF netlist, NGC netlist Design File Formats Constraints Files cc481chp.ucf, cc481_wrap.ucf
|
Original
|
cc481cc481chpotu2 framerverilog code for tcm decoder+18 bit processor using vhdl
|
PDF
|