SN74LV74DR Search Results
SN74LV74DR Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| SN74LV74DR |
|
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP | Original | 138.04KB | 7 | ||
| SN74LV74DR |
|
Dual Positive-Edge-Triggered D-Type Flip-Flop 14-SOIC -40 to 85 | Original | 154.5KB | 8 |
SN74LV74DR Price and Stock
Texas Instruments SN74LV74DRFlip Flop Positive Edge 2 Element 3.3V, 5V 14-SOIC T/R |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SN74LV74DR | 1,779 | 1 |
|
Buy Now | ||||||
SN74LV74DR Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
sn54lv74sn74lv74scls189cmil-std-883c+4 | |
|
Contextual Info: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
sn54lv74sn74lv74scls189cmil-std-883c+4 | |
SN54LV74
Abstract: SN74LV74 SN74LV74D SN74LV74DBLE SN74LV74DR SN74LV74PWLE SN74LV74PWR
|
Original |
sn54lv74sn74lv74scls189cmil-std-883c+7 | |
|
Contextual Info: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
sn54lv74sn74lv74scls189cmil-std-883c+2 | |
|
Contextual Info: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
sn54lv74sn74lv74scls189cmil-std-883c+2 | |
|
Contextual Info: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
sn54lv74sn74lv74scls189cmil-std-883c+2 |