74LS548
Abstract: SN74LS548 74LS549 sh54
Contextual Info: 8-Bit Two-Stage Pipelined Register/Latch SN54/74LSS48 SN54/74LS549 Feature/Benefits • Two 8-bit high-speed registers/latches • Faster than other LS-TTL registers/latches • Three-state outputs drive bus lines • 24-pin SKINNYDIP saves space • 8-bit data path matches byte boundaries
|
OCR Scan
|
sn54/74lss4824-pinsn54/74ls549sn54ls548+7sn74ls548sns4ls549sn74ls549sn54/74ls54874ls54874ls549sh54
|
PDF
|
74ls548
Abstract: 74LS549 SN74LS549 SN54LS548 SN54LS549 SN74LS548 SN54LS549JS
Contextual Info: 8-B it Two-Stage Pipelined Reg is te r/ Latch SN54/74LS548 SN54/74LS549 Feature/ Benefits • Two 8-bit high-speed registers/latches • Faster than other LS-TTL registers/latches the outputs Y7-Y0. This multiplexer is controlled by the OUTSEL line, and allows either the first o r second register/latch data to be
|
OCR Scan
|
sn54/74ls548sn54/74ls54924-pin1n916+81n306474ls54874ls549sn74ls549sn54ls548sn54ls549sn74ls548sn54ls549js
|
PDF
|
74ls548
Abstract: SN74LS548
Contextual Info: 8-B it Two-Stage Pipelined R egister/ Latch SN54/74LS548 SN54/74LS549 F e a tu re /B e n e fits • Two 8-bit high-speed registers/latches • Faster than other LS-TTL registers/latches the outputs Y7-Y0. This m ultiplexer is controlled by the OUTSEL line, and allows either the first o r second register/latch data to be
|
OCR Scan
|
sn54/74ls548sn54/74ls54924-pin74ls548+1sn74ls548
|
PDF
|