SIBERCAM Search Results

SIBERCAM Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Sibercore Abstract: ternary cam SCT2000 ternary content addressable memory OC-768 content addressable memory SiberCAM "Content Addressable Memory" Contextual Info: SiberCAM Ultra-2M SCT2000 The SiberCAM Ultra-2M is the fastest, highest capacity ternary TM Content Addressable Memory CAM based Packet Forwarding Engine (PFE), offering the best price performance for multiGigabit/Terabit routers and multi-layer enterprise switches. It	Original	sct2000 sibercore ternary cam ternary content addressable memory +3oc-768 content addressable memory sibercam	PDF
Sibercore Abstract: Ultra-9M Ternary CAM OC-768 ternary content addressable memory ternary longest prefix match CAM Contextual Info: The SCT9020 offers the fastest ternary Content Addressable Memory CAM based Packet Forwarding Engine (PFE) with density suitable for multi-Gigabit/Terabit routers and multi-layer enterprise switches. Featuring full search rate support for 36, 72 and 144-bit look-ups, the SiberCAM Ultra-9M is fully backward compatible with its	Original	sct9020 144-bit 10mb/100mb/1gb/10gb sct-001-9020 +7sibercore ultra-9m ternary cam oc-768 ternary content addressable memory ternary longest prefix match cam	PDF
ternary content addressable memory Abstract: Ternary CAM SCT9022 SCT4502 Sibercore Technologies Sibercore Sibercore Technologies SCT9022 Content Addressable Memory "Content Addressable Memory" Contextual Info: The SCT4502 Packet Forwarding Engine PFE offers the optimal price performance trade off for today's system requirements. Based on ternary Content Addressable Memory (CAM) technology, the SCT4502 is fully compatible with other, higher capacity members of the SiberCAM family (SCT9022 and SCT1842).	Original	sct4502 sct9022 sct1842 576-bits +810mb/100mb/1gb/10gb sct-001-4502 ternary content addressable memory ternary cam sibercore technologies sibercore sibercore technologies sct9022 content addressable memory	PDF
Ternary CAM Abstract: SCT9000 Ultra-9M OC-768 Sibercore Technologies ternary Contextual Info: SiberCAM Ultra-9M SCT9000 The SiberCAM Ultra-9M is the latest in the SiberCAM product family offering the fastest ternary Content Addressable Memory CAM based Packet Forwarding Engine (PFE) with the highest density for multi-Gigabit/Terabit routers and multi-layer	Original	sct9000 10mb/100mb/1gb/10gb ternary cam ultra-9m +3oc-768 sibercore technologies ternary	PDF
Ternary CAM Abstract: SCT1842 SCT2000 Sibercore SCT9000 ternary content addressable memory SCT9022 0C-48 Sibercore Technologies SCT9022 longest prefix match CAM Contextual Info: Able to support up to 256k 72-bit entries, the SCT1842 Packet Forwarding Engine PFE is targeted at applications requiring large look-up tables. Based on ternary Content Addressable Memory (CAM) technology, the SCT1842 is fully backward compatible with the other members of the SiberCAM family (SCT2000, SCT9000, SCT9020 &	Original	72-bit sct1842 sct2000 sct9000 +11sct9020 sct9022 576-bits 10mb/100mb/1gb/10gb sct-001-1842 ternary cam sibercore ternary content addressable memory 0c-48 sibercore technologies sct9022 longest prefix match cam	PDF
tag 9022 Abstract: Sibercore Technologies SCT9022 SCT9022 SCT2000 Ternary CAM 9022 SCT9000 "Content Addressable Memory" ternary Contextual Info: The SCT9022 Packet Forwarding Engine PFE offers the optimal price performance trade off for today's system requirements. Based on ternary Content Addressable Memory (CAM) technology, the SCT9022 is fully backward compatible with other members of the SiberCAM family (SCT2000, SCT9000 & SCT9020).	Original	sct9022 sct2000 sct9000 sct9020 +8oc-192 oc-48 10mb/100mb/1gb/10gb tag 9022 sibercore technologies sct9022 ternary cam 9022 content addressable memory" ternary	PDF
ternary content addressable memory VHDL Contextual Info: Reference Design Network Co-Processor SiberBridge: A Virtex-II Platform FPGA Interface for SiberCAM Arrays You can quadruple your network speed by implementing a Xilinx Platform FPGA interface with content addressable memory arrays from SiberCore. by Jean-Louis Brelet	Original	com/xapp/xapp254 ternary content addressable memory vhdl	PDF
Mark Alexander Contextual Info: DataSource CD-ROM Q1-02: Xcell Journal: Issue 40 Archives Xcell Journal Online - Article by Date Page 1 of 3 Xcell Journal Online By Date Date Article Description 9/25/01 Networking Comes Home Issue No. 41 by Robert Bielby, Senior Director, Strategic Solutions, Xilinx Inc.	Original	q1-02 mark alexander	PDF
RAM16X8 Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics Contextual Info: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.	Original	xc2064 xc3090 xc4005 xc5210 +10ram16x8 verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code h5 bt 342 project xc2v250cs144 xc2v3000ff1152 fpga jtag programmer schematics	PDF
on digital code lock using vhdl mini pr Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw Contextual Info: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.	Original	xc2064 xc3090 xc4005 xc5210 +11xc-ds501 on digital code lock using vhdl mini pr xc2v3000-bg728 ternary content addressable memory vhdl xc2v6000-ff1152 transistor 841 toshiba smd marking code transistor land pattern bga 0,50 xc2v3000-fg676 bt 342 project smd marking code mfw	PDF
16 word 8 bit ram using vhdl Abstract: vhdl code for phase shift verilog code for 16 bit ram vhdl code for memory in cam ternary content addressable memory VHDL verilog code for 16 bit shifter verilog code for 16 bit common bus 8 bit ram using vhdl vhdl code for clock phase shift vhdl code for Digital DLL Contextual Info: R Appendix A Application Notes 1 This section briefly describes relevant application notes. The latest versions of these documents are available online at www.xilinx.com . 2 Memory Application Notes for Virtex-II Devices: XAPP252: SigmaRAM DDR SRAM Interface for Virtex-II Devices	Original	xapp252 gs8170dxxb-333 xapp268 ug002 +1016 word 8 bit ram using vhdl vhdl code for phase shift verilog code for 16 bit ram vhdl code for memory in cam ternary content addressable memory vhdl verilog code for 16 bit shifter verilog code for 16 bit common bus 8 bit ram using vhdl vhdl code for clock phase shift vhdl code for digital dll	PDF
XAPP029 Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.	Original	q4-01 xapp004 xapp005 xc3000 +16desi49 xc18v00 xc9500xl xc9500xv xapp501 xc9500 xapp029 adc controller vhdl code verilog rtl code of crossbar switch 12-bit adc interface vhdl code for fpga vhdl code for pn sequence generator insight spartan-ii demo board xapp172 xilinx xc3000 seu testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl ieee paper	PDF
Sibercore Abstract: CLK180 XAPP254 Sibercore Technologies longest prefix match CAM Contextual Info: Application Note: Virtex-II Family R Virtex-II SiberBridge Author: Ratima Kataria & the SiberCore Applications Engineering Group XAPP254 v1.1 February 25, 2005 Summary Designed to be implemented in a Virtex -II FPGA, the Virtex-II SiberBridge is a register	Original	xapp254 32-bit sibercore clk180 +2sibercore technologies longest prefix match cam	PDF
Sibercore Abstract: XAPP254 Sibercore Technologies ternary content addressable memory CLK180 SiberCAM longest prefix match CAM Contextual Info: Application Note: Virtex-II Family R The Virtex-II SiberBridge Author: Ratima Kataria & the SiberCore Applications Engineering Group XAPP254 v1.0 January 12, 2001 Summary Designed to be implemented in a Virtex -II FPGA, the Virtex-II SiberBridge is a register	Original	xapp254 32-bit sibercore sibercore technologies +4ternary content addressable memory clk180 sibercam longest prefix match cam	PDF