SERDES 2.5 Search Results

marvell Prestera

Abstract: 98FX902 Prestera PRESTERA SWITCH marvell API
Contextual Info: Switching Solutions Prestera -FX902 Stack Fabric Processor with Integrated SERDES 98FX902 PRODUCT OVERVIEW 6 SERDES SERDES Port 4 SERDES 4 SERDES The Marvell¨ Presteraª-FX family of fabric processors offer exceptional expandability and scalability for Prestera

amcc CDR

Abstract: Velio ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 ORT8850 025UI
Contextual Info: HIGH PERFORMANCE PROGRAMMABLE SERDES SOLUTIONS sysHSI SERDES Technology sysHSI SERDES Enabled Devices High Performance SERDES Cost Effective SERDES ORT82G5 / 42G5 ORSO82G5 / 42G5 ORT8850H ORT8850L ispXPGA ispGDX2 3.7 – 0.6 Gbps 2.7 – 0.6 Gbps 850 – 126 Mbps

HDMP-2634

Abstract: 70841A C0603X7R160-104KNE CB10 E1 to fiber optic converter circuit
Contextual Info: Agilent HDMP-2634 2.5/1.25 GBd Serdes Circuit Data Sheet Description This data sheet describes the HDMP-2634 Serdes device for 2.5 GBd serial data rates. The HDMP-2634 Serdes is a silicon bipolar integrated circuit in a metallized QFP package. It provides a

8b/10b-Serializer Coding Example

Abstract: IBM serdes ds92lv18 optical link DS92LV18 8b/10b-Serializer serdes 8b 10b
Contextual Info: DesignCon 2004 SerDes Architectures and Applications Dave Lewis, National Semiconductor Corporation Abstract When most system designers look at serializer/deserializer SerDes devices, they often compare speed and power without considering how the SerDes works and what it

2n2222 sot23

Abstract: CTS-RT1402B7 32K153-400E3 HW-USBN-2A Schematic ispCLK5620A 2n2222 sot23 transistor M21 sot23 m21 sot23 transistor 22HP037 RN15G
Contextual Info:  LatticeECP2M SERDES Evaluation Board User’s Guide May 2010 Revision: EB25_01.7  LatticeECP2M SERDES Evaluation Board User’s Guide Lattice Semiconductor Introduction This user’s guide describes the LatticeECP2M™ SERDES Evaluation Board featuring the LatticeECP2M FPGA.

MC92610

Abstract: 8B10B
Contextual Info: 3.125 Gbaud SERDES Transceiver MC92610 QUAD The MC92610 Quad is a high-speed, MC92610 QUAD SERDES BLOCK DIAGRAM full-duplex, serializer/deserializer SERDES data interface that can be used to transmit data between chips across a board, through a backplane, or through cabling. Four transceivers

MC92600

Abstract: MC92600FACT
Contextual Info: SerDes Quad Transceivers MC92600 Overview MC92600 QUAD SERDES BLOCK DIAGRAM Freescale Semiconductor’s MC92600 quad transceiver is a high-speed, full-duplex, serializer/deserializer SerDes data interface that can be used to transmit data between chips across a board, through a backplane,

IC link

Abstract: 8B10B MC92610 8b10b decoder freescale 324 pin
Contextual Info: Freescale Semiconductor, Inc. 3.125 Gbaud SERDES Transceiver MC92610 QUAD The MC92610 Quad is a high-speed, MC92610 QUAD SERDES BLOCK DIAGRAM full-duplex, serializer/deserializer SERDES data interface that can be used to transmit data between chips across a board, through a

CONN CRD 19

Abstract: R1P50 ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 PRBS31
Contextual Info: Hspice CML IO Kit User’s Manual Simulation of Lattice SC and ORCA Product CML SERDES Interfaces OVERVIEW The Lattice HSpice IO Kit contains a collection of HSpice model files that allow SERDES serial data link simulation across a PCB module or backplane hardware system. The SERDES buffer models are extracted

Contextual Info: SiI 2024 Fibre Channel Quad SerDes Silicon Image's SiI 2024 Quad serializer/deserializer SerDes is capable of transmitting and receiving four independent channels of data at 1.0625 and 2.125 gigabits-per-second (Gbps). Targeted at Fibre Channel applications, the SiI 2024 Quad SerDes is designed for power, performance

Contextual Info: ORCA ORT/ORSO42G5 High-Speed SERDES Board User’s Guide May 2004 ebug05_01 Lattice Semiconductor ORCA ORT/ORSO42G5 High-Speed SERDES Board User’s Guide Introduction This user’s guide describes the Lattice High-Speed SERDES Board for the ORCA ORT/ORSO42G5 device, a

prbs pattern generator

Abstract: 10G serdes bert 8656B ORT82G5 10G serdes 2.5 quad
Contextual Info: SERDES Test Chip Jitter July 2002 Preliminary Technical Note TN1032 Introduction The ORT82G5 Field Programmable System Chip FPSC 1 contains two quad SERDES backplane interface blocks. The two quad SERDES provide eight high-speed serial channel interfaces that are capable of data rates up to 3.7

MDR 68 pin configuration

Abstract: MDR 68 pinout MDR 26pin pin out mdr 50 pin CONNECTOR SN65LVDS9TXEVM Panasonic HFS Series Capacitor MDR 26 pin MDR 26 pin MINI D ribbon LMK316BJ475ML-B MDR 26 pin plug
Contextual Info: Application Report SLLA043 LVDS Serdes 48 EVM Kit Setup and Usage Boyd Barrie and Dung Nguyen Mixed Signal DSP Solutions Abstract This document describes the Texas Instruments TI LVDS Serdes 48 evaluation module (EVM) kit. The LVDS Serdes 48 EVM kit is used to evaluate and design high data throughput

ispClock5406

Abstract: AN6081 SG-710ECK ispClock5400 SG-71 ispCLOCK5406D
Contextual Info: Driving SERDES Devices with the ispClock5400D Differential Clock Buffer October 2009 Application Note AN6081 Introduction In this application note we focus on how the ispClock 5406D and a low-cost CMOS oscillator can be utilized to drive the reference clock for SERDES-based applications. SERDES applications require accurate and low-jitter

2.5V RELAY

Abstract: relay coil 270r PASB SMT-1210 108505686 J119 pDS4102-DL2 J117 al15 schematic J122 transistor
Contextual Info: High-Speed SERDES Briefcase Board Evaluation Board for ORSO/ORT82G5, ispGDX2 and ispPAC Devices User’s Guide March 2007 Revision: EB01_01.1 Lattice Semiconductor High-Speed SERDES Briefcase Board User’s Guide Introduction This user’s guide describes the Lattice High-Speed SERDES Briefcase Board, a stand-alone evaluation board for

Thermonics T-2500

Abstract: thermostream EYE DIAGRAM thermonics HPE3630A ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 10GEC
Contextual Info: ORTx2G5, ORSOx2G5 and ORSPI4 High-Speed Backplane Measurements July 2004 Technical Note TN1027 Introduction The Lattice ORT82G5 and ORSO82G5 FPSC devices contain two Quad-SERDES blocks. The Lattice ORT42G5, ORSO42G5 and ORSPI4 FPSC devices contain one Quad-SERDES block. Each SERDES SERializer/DESerializer provides a serial high-speed backplane transceiver interface, operational at data rates up to 3.7 Gbit/s for the

SII2020ACM64

Abstract: 2020A
Contextual Info: SiI2020A SerDes Data Sheet March 2002 General Description Features Silicon Image’s SiI2020A is a serializer/deserializer SerDes capable of transmitting and receiving data at 1.0625 and 2.125 gigabits-per-second (Gbps) targeting Fibre Channel applications.

gfp 840

Abstract: SFI4 SFI4.2 sfi4.1 sfi-4 300-pin SFI-4.2
Contextual Info: CS1777 PALERMO – OC192/48 Framer with Integrated SerDes OVERVIEW Palermo, CS1777, is an integrated framer/serdes solution combining POS, GFP and ATM functionalities. It provides a choice of line interfaces applicable to router and switch applications. FEATURES

Contextual Info: VSC8221 Data Sheet 1 GENERAL DESCRIPTION Ideally suited for Ethernet Switches with SGMII/SerDes MAC Interfaces, Media Converter applications, and SFP/GBIC modules, the industry-leading, low-power VSC8221 from Vitesse integrates a high-performance 1.25Gbps SerDes and

SONET equalizer

Abstract: 10gbps serdes 1gbps serdes XAUI MAX3804 MAX3805 MAX3982 MAX3983 MAX3984 MAX3785
Contextual Info: Analog Solutions for Digital Problems High-Speed ASICs Running Out of Steam? ASIC OR SerDes PREEMPHASIS DRIVER 100cm, 6-mil WIDE MICROSTRIP 4 ASIC OR SerDes RECEIVE EQUALIZER 6.25Gbps OUTPUT WITHOUT MAXIM EQUALIZER Restore System Margin with Maxim Equalizers

Contextual Info: CERAMIC SMD CRYSTAL CLOCK OSCILLATOR ABFM SERIES Pb RoHS Compliant 7.0 x 5.0 x 1.8mm | | | | | | | | | | | | | | | APPLICATIONS: • Fiber Channel • 12Gbit SERDES • 10Gbit SERDES • PCI Express FEATURES: • Based on a proprietary analog multiplier • Tri-State Output

Contextual Info: CERAMIC SMD CRYSTAL CLOCK OSCILLATOR ABFM SERIES Pb RoHS Compliant 7.0 x 5.0 x 1.8mm | | | | | | | | | | | | | | | APPLICATIONS: • Fiber Channel • 12Gbit SERDES • 10Gbit SERDES • PCI Express FEATURES: • Based on a proprietary analog multiplier • Tri-State Output

TN1176 LatticeECP3 SERDES/PCS Usage Guide

Abstract: CML buffer BLM41PG471SN1L TN1114 TN1189 900-BGA tn1124 signal path designer
Contextual Info: Electrical Recommendations for Lattice SERDES February 2010 Technical Note TN1114 Introduction LatticeECP3, LatticeECP2/M, and LatticeSC/M SERDES integrates high-speed, differential Current Mode Logic CML input and output buffers which offer significant advantages in switching speed while providing improved

obsai

Abstract: Serdes IEEE standard 424M 802.3-2005
Contextual Info: High-Speed SERDES Interfaces In High Value FPGAs A Lattice Semiconductor White Paper February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: 503 268-8000 www.latticesemi.com 1 High-Speed SERDES Interfaces in High Value FPGAs