0x19C
Abstract: RCPU 0X177 0x37
Contextual Info: APPENDIX A INSTRUCTION SET LISTINGS This appendix lists the instruction set implemented in the RCPU, sorted by mnemonic. Reserved bits are shaded. Table A-1 Complete Instruction List Sorted by Mnemonic Name 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
|
Original
|
0x10a0x2560x13c0x19c+3rcpu0x1770x37
|
PDF
|
BBC DSDI 35
Abstract: FC01 MPC500 MPC561 MPC563 1PE1R 0b00111
Contextual Info: SECTION 24 READI MODULE 24.1 Overview The READI module provides real-time development capabilities for RCPU-based MCUs in compliance with the IEEE-ISTO 5001 - 1999. This module provides development support capabilities for MCUs in single chip mode, without requiring address and
|
Original
|
mpc561/mpc563bbc dsdi 35fc01mpc500+4mpc561mpc5631pe1r0b00111
|
PDF
|
MPC500
Abstract: MPC561 MPC563 mpc561 324 mpc561 -COMPLIANT INTERFACE 324
Contextual Info: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC -based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
mpc500mpc500-basedmpc561mpc563+3mpc561/mpc563mpc561 324mpc561 -compliant interface 324
|
PDF
|
BBC DSDI 35
Abstract: MPC566 FC01 MPC500 MPC565 btm 110 module jtag mpc565
Contextual Info: SECTION 23 READI MODULE 23.1 Overview The READI module provides real-time development capabilities for RCPU-based MCUs in compliance with the IEEE-ISTO 5001 - 1999. This module provides development support capabilities for MCUs in single chip mode, without requiring address and
|
Original
|
mpc565/mpc566bbc dsdi 35mpc566fc01+4mpc500mpc565btm 110 modulejtag mpc565
|
PDF
|
Motorola MPC556
Abstract: MPC556 Motorola 417 0C00 1C00 MPC555 0x80E0 branch conditional unconditional instruction
Contextual Info: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
mpc556mpc555motorola mpc556motorola 417+40c001c000x80e0branch conditional unconditional instruction
|
PDF
|
TAG 9109
Abstract: ande RY 227 powerpc 460 j526 MCEE IC JRC 1086 MPCFPE MPC500 texas instrument Motorola 9151
Contextual Info: POWE M P C 5 0 0 F a m ily RCPU Reference M anual M : MOTOROLA PowerPC' Microcontrollers OVERVIEW REGISTERS OPERAND CONVENTIONS ADDRESSING MODES AND INSTRUCTION SET SUMMARY INSTRUCTION CACHE EXCEPTIONS INSTRUCTION TIMING DEVELOPMENT SUPPORT INSTRUCTION SET
|
OCR Scan
|
mpc500tag 9109ande ry 227powerpc 460+6j526mceeic jrc 1086mpcfpetexas instrumentmotorola 9151
|
PDF
|
MPCFPE/AD
Abstract: MPC500
Contextual Info: PREFACE This manual defines the functionality of the RCPU for use by software and hardware developers. The RCPU is a PowerPC-based processor used in the Motorola MPC500 family of microcontrollers. Audience This manual is intended for system software and hardware developers and applications programmers who want to develop products for RCPU-based microcontroller systems. It is assumed that the reader understands operating systems,
|
Original
|
mpc500mpcfpe/ad |
PDF
|
MPC500
Abstract: MPC555
Contextual Info: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), Floating Point Unit (FPU) and
|
Original
|
mpc500mpc555-basedmpc555 |
PDF
|
FRB 914
Contextual Info: SECTION 9 INSTRUCTION SET This section describes individual instructions, including a description of instruction formats and notation and an alphabetical listing of RCPU instructions by mnemonic. 9.1 Instruction Formats Instructions are four bytes long and word-aligned, so when instruction addresses
|
Original
|
0x0000frb 914 |
PDF
|
bc 457
Abstract: MPC500 EE16
Contextual Info: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL Revision 1 Revised 1 February 1999 Copyright 2001 MOTOROLA; All Rights Reserved Paragraph Number TABLE OF CONTENTS Page Number PREFACE Section 1 OVERVIEW 1.1 RCPU Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
bc 457mpc500ee16 |
PDF
|
SCR BRX 49
Abstract: Equivalence transistor bc 172 SCR Manual, General electric PIN SCR BRX 49 GE SCR Manual SCR BRX 49 PIN BTA 16 TW CRM 1150 GE semiconductor data SCR gt 268
Contextual Info: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder
|
Original
|
scr brx 49equivalence transistor bc 172scr manual, general electricpin scr brx 49+6ge scr manualscr brx 49 pinbta 16 twcrm 1150ge semiconductor data scrgt 268
|
PDF
|
Motorola MPC556
Abstract: mpc556 RCPURM MPC500 family mpc500 motorola 5118 user manual ber Motorola MPC555 mpc555
Contextual Info: PREFACE This manual defines the functionality of the MPC555 / MPC556 for use by software and hardware developers. The MPC555 / MPC556 is based on the PowerPC processor used in the Motorola MPC500 family of microcontrollers. For further information refer to the MPC500 Family RCPU Reference Manual, RCPURM/AD Motorola order
|
Original
|
mpc555mpc556mpc500motorola mpc556+4rcpurmmpc500 familymotorola 5118 user manual bermotorola mpc555
|
PDF
|
AN1281
Abstract: MPC505 pit and interrupt SRR0 motorola application note
Contextual Info: Order this document by AN1281/D Motorola Semiconductor Application Note AN1281 MPC505 Interrupts By Steve Mihalik The MPC505 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in Figure 1. This application note describes the
|
Original
|
an1281/dan1281mpc505pit and interrupt+2srr0motorola application note
|
PDF
|
0x802c
Abstract: 0x00E00 SRR10 0x8074 0C00 1C00 MPC555 0x8070 0x01d00
Contextual Info: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
32kbytesmpc5550x802c0x00e00+6srr100x80740c001c000x80700x01d00
|
PDF
|
|
|
MPC509
Contextual Info: MOTOROLA SEMICONDUCTOR APPLICATION NOTE MPC509 Interrupts By Steve Mihalik Order this document by AN1281/D Order this document by AN1281/D MOTOROLA SEMICONDUCTOR APPLICATION NOTE MPC509 Interrupts by Steve Mihalik The MPC509 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in Figure 1. This application note describes the
|
Original
|
mpc509an1281/d |
PDF
|
MPC509L3
Abstract: J121 J131 MPC500
Contextual Info: APPENDIX A MPC509L3C25 ELECTRICAL CHARACTERISTICS The MPC509L3C25 is the first implementation of the PowerPC family of reduced instruction set computer RISC microprocessors designed for embedded control. This document contains pertinent physical characteristics of the MPC509L3C25. For functional characteristics of a similar processor bus, refer to the MPC500 Family RCPU
|
Original
|
mpc509l3c25mpc50032-bitaddr10/cs10+3mpc509l3j121j131
|
PDF
|
SPR22
Abstract: SPR26 SPR80 SPR81 SPR82 SPR273 CR423
Contextual Info: SECTION 2 REGISTERS This section describes the RCPU register organization as defined by the three levels of the PowerPC architecture: the user instruction set architecture UISA , the virtual environment architecture (VEA), and the operating environment architecture
|
Original
|
32-bit0x00e00spr22spr26+5spr80spr81spr82spr273cr423
|
PDF
|
diode BBC
Abstract: 0x80E0 0C00 1C00 MPC555
Contextual Info: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
32kbytesmpc555diode bbc0x80e0+20c001c00
|
PDF
|
FPRS module in microcontroller
Contextual Info: SECTION 1 OVERVIEW This section provides an overview of RCPU features and the PowerPC ArchitectureTM and summarizes the operation of the RCPU as a PowerPC TM implementation. 1.1 RCPU Overview The RCPU is a single-issue, 32-bit implementation of the PowerPC architecture.
|
Original
|
32-bitfprs module in microcontroller |
PDF
|
MPC566
Abstract: MPC565 MPC500
Contextual Info: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC -based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
mpc500mpc500-basedmpc565mpc566+1mpc565/mpc566
|
PDF
|
Motorola MPC556
Abstract: mpc556 MPC500 MPC555 MPC555/MPC556
Contextual Info: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and integer multiplier divider (IMD). The use of simple instructions with rapid execution times
|
Original
|
mpc500mpc555mpc556-basedmpc556+2motorola mpc556mpc555/mpc556
|
PDF
|
MPC505
Abstract: gpR circuit design
Contextual Info: MOTOROLA Order this document by: A N 1 2 8 1 / D SEMICONDUCTOR APPLICATION NOTE MPC505 Interrupts by Steve Mihalik The MPC 505 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in Figure 1. This application note describes the function
|
Original
|
mpc505gpr circuit design |
PDF
|
gt 268
Abstract: MPC500 MPC555
Contextual Info: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
mpc500mpc555-basedmpc555gt 268 |
PDF
|
BC 457
Abstract: EE16 LT 8215
Contextual Info: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL Revision 1 Revised 1 February 1999 PREFACE This manual defines the functionality of the RCPU for use by software and hardware developers. The RCPU is a PowerPC-based processor used in the Motorola MPC500 family of microcontrollers.
|
Original
|
mpc500index-11index-12bc 457+2ee16lt 8215
|
PDF
|
