MPC509L3
Abstract: J121 J131 MPC500
Contextual Info: APPENDIX A MPC509L3C25 ELECTRICAL CHARACTERISTICS The MPC509L3C25 is the first implementation of the PowerPC family of reduced instruction set computer RISC microprocessors designed for embedded control. This document contains pertinent physical characteristics of the MPC509L3C25. For functional characteristics of a similar processor bus, refer to the MPC500 Family RCPU
|
Original
|
mpc509l3c25mpc50032-bitaddr10/cs10+3mpc509l3j121j131
|
PDF
|
EF98
Abstract: EF84 EF80 motorola interface 6522 EF90 EF94 MPC509 ef84 data motorola 6532
Contextual Info: SECTION 6 PERIPHERAL CONTROL UNIT The peripheral control unit PCU consists of the following submodules: • Software watchdog — provides system protection. • Interrupt controller — controls the interrupts that external peripherals and internal modules send to the CPU.
|
Original
|
mpc509ef98ef84ef80+5motorola interface 6522ef90ef94ef84 datamotorola 6532
|
PDF
|
Motorola 581
Abstract: pcf* pit MPC509LCFT25 FC04 FC08 FC30 MPC509 mpc509lcft
Contextual Info: SECTION 5 SYSTEM INTERFACE UNIT The system interface unit SIU consists of modules that control the buses of the chip, provide the clocks, and provide miscellaneous functions for the system, such as chip selects, test control, reset control, and I/O ports.
|
Original
|
mpc509data25motorola 581pcf* pit+5mpc509lcft25fc04fc08fc30mpc509lcft
|
PDF
|
MPC509
Abstract: DSDI 71 VDDE-11 dsdi 7
Contextual Info: SECTION 1 INTRODUCTION The MPC509 is a member of the PowerPC Family of reduced instruction set computer RISC microcontrollers (MCUs). The MPC509 implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types
|
Original
|
mpc50932-bit0x8007dsdi 71+2vdde-11dsdi 7
|
PDF
|