PROGRAMMABLE DELAY LINE Search Results
PROGRAMMABLE DELAY LINE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| MC6840CP | Rochester Electronics LLC | MC6840 - Programmable Timer Module(PTM) |
|
||
| MC6840CP-G | Rochester Electronics LLC | MC6840 - Programmable Timer Module(PTM) |
|
||
| 27S25ADM/B | Rochester Electronics LLC | 27S25A - Programmable ROM |
|
||
| AM27S25DM | Rochester Electronics LLC | AM27S25 - OTP ROM |
|
||
| EP1800ILC-70 | Rochester Electronics LLC | EP1800 - Classic Family EPLD |
|
PROGRAMMABLE DELAY LINE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
RobisonContextual Info: Home EC2 Robison Electronics Cornucopia Contact Us PROGRAMMABLE LOGIC DELAY LINES Background Passive Delay Lines Active Delay Lines Logic Delay Lines Logic Delay Modules "Multi" Logic Delay Lines Programmable Logic Delay Lines Digital Modules Inductors Hall-Effect Sensors |
Original |
14-pin355nsrobison | |
analog delay line
Abstract: "analog delay line" Analog Delay Lines
|
Original |
analog delay lineanalog delay lines | |
Programmable
Abstract: "analog delay line" analog delay line
|
Original |
programmableanalog delay line | |
DS1020
Abstract: DS1020-025 DS1020-050 DS1020-100 DS1020-200 DS1021 ultrasonic rangefinder notes APP-107 DS1020-015
|
Original |
ds1020ds1021ds1020/ds1021com/an107+10 | |
|
Contextual Info: SY89297U 2.5/3.3V, 3.2Gbps Precision CML DualChannel Programmable Delay General Description The SY89297U is a DC-3.2Gbps programmable, twochannel delay line. Each channel has a delay range from 2ns to 7ns 5ns delta delay in programmable increments as small as 5ps. The delay step is extremely linear and |
Original |
sy89297u10-bitsm9999-022509-c | |
sy89297umg
Abstract: SY89297U SY89295U SY89296U
|
Original |
sy89297u10-bitsm9999-022509-csy89297umg+2 | |
|
Contextual Info: SY89297U 2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay General Description The SY89297U is a DC-3.2Gbps programmable, twochannel delay line. Each channel has a delay range from 2ns to 7ns 5ns delta delay in programmable increments as small as 5ps. The delay step is extremely linear and |
Original |
sy89297u10-bitsm9999-120211-c | |
SY89297U
Abstract: SY89295U SY89296U Encoders
|
Original |
sy89297u10-bitsm9999-081208-bsy89295u+2 | |
|
Contextual Info: SY89297U 2.5V, 3.2Gbps Precision CML Dual-Channel Programmable Delay General Description The SY89297U is a DC-3.2Gbps programmable, twochannel delay line. Each channel has a delay range from 2ns to 7ns 5ns delta delay in programmable increments as small as 5ps. The delay step is extremely linear and |
Original |
sy89297u10-bitsm9999-050108-a | |
SY89297UMG
Abstract: SY89297U
|
Original |
sy89297u10-bitsm9999-120211-csy89297umg | |
|
Contextual Info: SY89297U 2.5V, 3.2Gbps Precision CML Dual-Channel Programmable Delay Rev. 04/15/08-A3 General Description The SY89297U is a DC-3.2Gbps programmable, twochannel delay line. Each channel has a delay range from 2ns to 7ns 5ns delta delay in programmable increments |
Original |
sy89297u04/15/08-a310-bitsm9999-041508-a | |
ttl 217 202Contextual Info: 4-Bit Programmable FAST TTL Logic Delay Line - EC2 1 of 5 Home EC2 . Robison Electronics Cornucopia Contact Us PROGRAMMABLE LOGIC DELAY LINES Background Passive Delay Lines Active Delay Lines |
Original |
24-pin1509ns100ns16-jun-2011+1 | |
ttl 217 202Contextual Info: 3-Bit Programmable FAST TTL Logic Delay Line - EC2 1 of 5 Home EC2 . Robison Electronics Cornucopia Contact Us PROGRAMMABLE LOGIC DELAY LINES Background Passive Delay Lines Active Delay Lines |
Original |
14-pin355ns16-jun-2011ttl 217 202 | |
delay line 100ns
Abstract: AN229 programmable delay DS1013 DS1020 DS1021 DS1023 DS1040 DS1045 DS1135
|
Original |
com/appnotes10pk/10delay line 100nsan229+8 | |
|
|
|||
|
Contextual Info: PDU1032H data delay devices,vinc 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE SERIES PDU1032H FEATURES PACKAGES Digitally programmable in 32 delay steps Monotonie delay-versus-address variation Precise and stable delays Input & outputs fully 10KH-ECL interfaced & buffered |
OCR Scan |
pdu1032h10kh-ecl32-pin32h-xxc4+3 | |
|
Contextual Info: PDU54 data delay devices,vinc 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE SERIES PDU54 FEATURES PACKAGES IN Digitally programmable in 16 delay steps Monotonie delay-versus-address variation Precise and stable delays Input & outputs fully 100K-ECL interfaced & buffered |
OCR Scan |
pdu54100k-ecl24-pinpdu54-xx+4 | |
E195
Abstract: E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2
|
Original |
mc10e196mc100e196mc10e/100e196r14525+7 | |
PDU14F
Abstract: PDU14F-1 PDU14F-10 PDU14F-15 PDU14F-2 PDU14F-3 PDU14F-4 PDU14F-5
|
Original |
pdu14f24-pinpdu14f-xxpdu14f-xxa4+7 | |
TDA 1275
Abstract: TDA 2550
|
OCR Scan |
pdu10256h10kh-ecl48-pintda 1275+1 | |
|
Contextual Info: PDU1064H data delay devices,vinc 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE SERIES PDU1064H FEATURES PACKAGES GND C Digitally programmable in 64 delay steps Monotonie delay-versus-address variation Precise and stable delays Input & outputs fully 10KH-ECL interfaced & buffered |
OCR Scan |
pdu1064h10kh-ecl48-pin | |
|
Contextual Info: MC10E196, MC100E196 5V ECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay |
Original |
mc10e196mc100e196mc10e/100e196mc10e196/d | |
|
Contextual Info: PDU14F data 3 delay devices, inc. 4-BIT PROGRAMMABLE DELAY LINE SERIES PDU14F FEATURES • • • • • • • • PACKAGES Digitally programmable in 16 delay steps Monotonic delay-versus-address variation Two separate outputs: inverting & non-inverting |
Original |
pdu14f24-pinpdu14f-xx | |
PDU13F
Abstract: PDU13F-1 PDU13F-10 PDU13F-15 PDU13F-2 PDU13F-20 PDU13F-3 PDU13F-5
|
Original |
pdu13f14-pinpdu13f-1pdu13f-10+5 | |
|
Contextual Info: MC10E196, MC100E196 5V ECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay |
Original |
mc10e196mc100e196mc10e/100e196brd8011/d+6 | |