PRBS29 Search Results

PRBS29 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
iodelay Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE Contextual Info: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating	Original	16-channel xapp880 oif-sfi4-01 iodelay +8oserdes pmbus verilog fifo18e1 ml605 iserdes example ml605 xapp855 samtec qse	PDF
verilog code of prbs pattern generator Abstract: free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr Contextual Info: Application Note: Virtex-4 Family of FPGAs R Virtex-4 RocketIO Bit-Error Rate Tester Author: Vinod Kumar Venkatavaradan XAPP713 v1.1 April 18, 2007 Summary This application note describes the implementation of a Virtex -4 RocketIO™ bit-error rate tester (XBERT) reference design. The XBERT reference design generates and verifies nonencoded or 8B/10B-encoded high-speed serial data on one or multiple point-to-point links	Original	xapp713 8b/10b-encoded 40-bit verilog code of prbs pattern generator +9free verilog code of prbs pattern generator verilog code 16 bit lfsr in prbs vhdl code for 16 bit lfsr in prbs verilog code 16 bit lfsr verilog code 8 bit lfsr in scrambler vhdl code for 16 prbs generator vhdl code 16 bit lfsr prbs pattern generator prbs using lfsr	PDF
XAPP855 Abstract: ISERDES OSERDES iodelay P/N146071 ML550 PRBS23 XAPP860 FIFO18 Contextual Info: Application Note: Virtex-5 FPGAs 16-Channel, DDR LVDS Interface with Per-Channel Alignment R XAPP855 v1.0 October 13, 2006 Author: Greg Burton Summary This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS	Original	16-channel xapp855 iserdes oserdes +6iodelay p/n146071 ml550 prbs23 xapp860 fifo18	PDF
free verilog code of prbs pattern generator Abstract: verilog code of prbs pattern generator lfsr galois PRBS29 64b/66b encoder prbs using lfsr verilog prbs generator verilog code 16 bit LFSR in PRBS verilog code 8 bit LFSR in scrambler XILINX/lfsr galois Contextual Info: Application Note: Virtex-II Pro X FPGA Family R XAPP762 v1.0 Sept. 30, 2004 RocketIO X Bit-Error Rate Tester Reference Design Author: Dai Huang Summary This application note describes the implementation of a RocketIO X bit-error rate tester (XBERT) reference design. The reference design generates and verifies non-encoded highspeed serial data on one or multiple point-to-point links (2.5 Gb/s to 10 Gb/s) between	Original	xapp762 3ae-2002 free verilog code of prbs pattern generator verilog code of prbs pattern generator +8lfsr galois prbs29 64b/66b encoder prbs using lfsr verilog prbs generator verilog code 16 bit lfsr in prbs verilog code 8 bit lfsr in scrambler xilinx/lfsr galois	PDF
XAPP860 Abstract: ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs Contextual Info: Application Note: Virtex-5 FPGAs R XAPP860 v1.1 July 17, 2008 Summary 16-Channel, DDR LVDS Interface with Real-Time Window Monitoring Author: Brandon Day This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS	Original	xapp860 16-channel iserdes oserdes +7iserdes spartan 6 x8601 ml550 xapp855 ds202 iodelay 400mbs	PDF