Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PR4B Search Results

    SF Impression Pixel

    PR4B Price and Stock

    Select Manufacturer

    Omega Engineering D7PR4-BC

    D7PR4-BC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey D7PR4-BC Bulk 1
    • 1 $31.54
    • 10 $31.54
    • 100 $31.54
    • 1000 $31.54
    • 10000 $31.54
    Buy Now
    Newark D7PR4-BC Bulk 1
    • 1 $35.30
    • 10 $35.30
    • 100 $35.30
    • 1000 $35.30
    • 10000 $35.30
    Buy Now

    SMC Corporation of America ITV3050-PR4BS

    REGULATOR, 3000 SIZE ELECTRO-PNEUMATIC, ITV SERIES
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS ITV3050-PR4BS Bulk 5 Weeks 1
    • 1 $747.80
    • 10 $747.80
    • 100 $747.80
    • 1000 $747.80
    • 10000 $747.80
    Get Quote

    SMC Corporation of America ITV3030-PR4BL

    ELECTRO-PNEUMATIC REGULATOR, SIZE 3000, ITV SERIES
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS ITV3030-PR4BL Bulk 5 Weeks 1
    • 1 $747.80
    • 10 $695.45
    • 100 $695.45
    • 1000 $695.45
    • 10000 $695.45
    Get Quote

    PEER Bearing Company 206KRP4 (PER.206RPR4-B)

    PEER AGRICULTURE (AG)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS 206KRP4 (PER.206RPR4-B) Bulk 1 Weeks 1
    • 1 $29.75
    • 10 $29.75
    • 100 $29.75
    • 1000 $29.75
    • 10000 $29.75
    Get Quote

    Coto Technology USA PR4B3005H

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Onlinecomponents.com PR4B3005H 52
    • 1 $41.10
    • 10 $39.47
    • 100 $37.15
    • 1000 $37.15
    • 10000 $37.15
    Buy Now
    Master Electronics PR4B3005H 52
    • 1 $41.10
    • 10 $39.47
    • 100 $37.15
    • 1000 $37.15
    • 10000 $37.15
    Buy Now

    PR4B Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    00XXX001

    Abstract: BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12
    Contextual Info: Data Sheet November 2006 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Baseline FPGA family used in Series 3+ FPSCs field programmable system chips which combine FPGA logic


    Original
    OR3T20 OR3T30 1A-06. OR3T80 00XXX001 BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12 PDF

    Contextual Info: Stellaris Family Development Board U S E R ’S M A N U A L DM - LM3SF AM-0 4 C opyr ight 2005- 2007 Lumi nary Micro , Inc. Legal Disclaimers and Trademark Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE,


    Original
    PDF

    MachXO sysIO Usage Guide

    Abstract: LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25
    Contextual Info: MachXO Family Data Sheet Version 02.3_4W February 2007 MachXO Family Data Sheet Introduction April 2006 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original
    TN1086) TN1087) TN1097) MachXO sysIO Usage Guide LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25 PDF

    OR3LP26B

    Abstract: OR3T20 ORT8850 7ba2 diode pb7d
    Contextual Info: Preliminary Data Sheet April 2001 PayloadPlus /APC UTOPIA Slave Bridge Introduction Features The PayloadPlus/ATM port controller APC universal test and operations PHY interface for ATM (UTOPIA) slave bridge, also known as the PayloadPlus APC wedge (PAW) or the Atlanta™ interface


    Original
    OR3T20 DS01-212NCIP OR3LP26B ORT8850 7ba2 diode pb7d PDF

    LCMXO2-1200HC-4TG100C

    Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
    Contextual Info: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1010 LCMXO2-1200HC-4TG100C LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC PDF

    LAttice top marking

    Abstract: QTH-030-01-F-D-A PT4E lattice machxo starter evaluation board marking bb8 CB20 EVQ-QWP01W R145 R150 R153
    Contextual Info: MachXO Starter Evaluation Board User’s Guide April 2007 Revision: ebug14_01.4 MachXO Starter Evaluation Board User’s Guide Lattice Semiconductor Introduction The Lattice MachXO Starter Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    ebug14 MachXO256 100-pin 33MHz RC1117X/SOT223 LAttice top marking QTH-030-01-F-D-A PT4E lattice machxo starter evaluation board marking bb8 CB20 EVQ-QWP01W R145 R150 R153 PDF

    TPE11

    Abstract: TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25
    Contextual Info: LatticeEC Standard Evaluation Board – Revision B User’s Guide April 2007 ebug10_01.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision B User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    ebug10 120-pin) 32-bit PVG5H503A01 TPE11 TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25 PDF

    B5k potentiometer

    Abstract: NCP1117ST33T3G LCD-S301C31TR ONS smd diode B14 B1K Potentiometer AT25DF041 ERTJ0ET102J 277-1947-ND IRLML6402TRPBF SMD Transistor g16
    Contextual Info:  Platform Manager Development Kit User’s Guide October 2010 Revision: EB58_01.1  Platform Manager Development Kit User’s Guide Lattice Semiconductor Introduction Thank you for choosing the Platform Manager Development Kit. This user’s guide describes how to start using


    Original
    PDF

    OSC4/SM

    Abstract: MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5
    Contextual Info: LatticeXP2 Advanced Evaluation Board User’s Guide January 2009 Revision: EB30_01.3 LatticeXP2 Advanced Evaluation Board User’s Guide Lattice Semiconductor Introduction The LatticeXP2 Advanced Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    LatticeXP2-17 24-6R8 OSC4/SM MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5 PDF

    CON6A

    Abstract: K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48
    Contextual Info: LatticeEC Standard Evaluation Board – Revision A User’s Guide April 2007 EB07_02.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision A User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    120-pin) 32-bit PVG5H503A01 CON6A K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48 PDF

    LC4064ZE

    Abstract: BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork
    Contextual Info: LatticeXP Family Handbook HB1001 Version 03.4, September 2010 LatticeXP Family Handbook Table of Contents September 2010 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1


    Original
    HB1001 TN1050 TN1049 TN1082 TN1074 LC4064ZE BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork PDF

    syscon

    Abstract: LFEC1E-3T100C ips works 6CW3
    Contextual Info: LatticeECP/EC Family Data Sheet Version 01.3 LatticeECP/EC Family Data Sheet Introduction November 2004 Preliminary Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 41K LUT4s • 65 to 576 I/Os • Density migration supported


    Original
    36x36 18x18 DDR400 200MHz) TN1052) TN1057) TN1053) syscon LFEC1E-3T100C ips works 6CW3 PDF

    Contextual Info: STE100P 10/100 FAST ETHERNET 3.3V TRANSCEIVER PRO DU CT PREVIEW 1.0 DESCRIPTION The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer inter­ face for 10BASE-T and 100BASE-TX applications. It was designed with advanced CMOS technology to


    OCR Scan
    STE100P STE100P, 10BASE-T 100BASE-TX 100BASETX IEEE802 PQFP64 PDF

    Contextual Info: LatticeXP Family Data Sheet Version 04.4, April 2006 LatticeXP Family Data Sheet Introduction December 2005 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original
    HSTL15 TN1050) TN1052) TN1082) PDF

    Contextual Info: LatticeECP/EC Family Handbook HB1000 Version 03.7, September 2012 LatticeECP/EC Family Handbook Table of Contents September 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    HB1000 TN1008 TN1010 TN1018 TN1071 TN1074 TN1078 PDF

    Contextual Info: AT&T Data Sheet October 1995 Microelectronics Optimized Reconfigurable Cell Array ORCA 2C Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 |im technology (four-input look-up table delay less than 3.6 ns)


    OCR Scan
    ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, ATT2C40. DS95-183FPGA DS95-031 PDF

    IC TTL 7495 diagram and truth table

    Abstract: BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc
    Contextual Info: Data Sheet June 1999 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm OR3C and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in


    Original
    DS99-087FPGA DS98-163FPGA-01) IC TTL 7495 diagram and truth table BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc PDF

    Contextual Info: Advance Data Sheet November 1999 , microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR3LP26B Field-Programmable System Chip FPSC Embedded Master/Target PCI Interface Introduction Lucent Technologies Microelectronics Group has developed a solution for designers who need the


    OCR Scan
    OR3LP26B OR3LP26B, 32-/64-bit OR3L125B 352-Pin 680-Pin BA352 BM680 OR3LP26B 32-/64-bit, PDF

    Contextual Info: Data Sheet June 1999 microelectronics group Lucent Technologies Bell Labs Innovations ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • High-performance, cost-effective, 0.35 pm OR3C and 0.3 pm (OR3T) 4-level metal technology, (4- or 5-input


    OCR Scan
    GD3T75fci PDF

    Contextual Info: Datasheet microelectronics group June 1999 Lucent Technologies Bell Labs Innovations ORCA Series 2 Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 pm CMOS technology OR2CxxA , 0.3 pm CMOS technology (OR2TxxA), and 0.25 pm CMOS technology


    OCR Scan
    16-bit PDF

    Contextual Info: Data Sheet August 1996 microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • Flip-flop/latch options to allow programmable prior­ ity of synchronous set/reset vs. clock enable


    OCR Scan
    DS96-140FPG DS96-025FPGA) QQS110B PDF

    R9C10

    Abstract: R10C3
    Contextual Info: Preliminary Data Sheet September 1999 ORCA OR3TP12 Field-Programmable System Chip FPSC Embedded Master/Target PCI Interface Introduction Lucent Technologies Microelectronics Group has developed a solution for designers who need the many advantages of an FPGA-based design implementation coupled with the high bandwidth of an


    Original
    OR3TP12 32-/64-bit DS99-307FPGA DS98-219FPGA-03) R9C10 R10C3 PDF

    R9C16

    Abstract: OR3T55 OR3TP12 PT10 PT11 PT12 PT13 PT14 PT15 PT16
    Contextual Info: Data Sheet October 2003 ORCA OR3TP12 Field-Programmable System Chip FPSC Embedded Master/Target PCI Interface Introduction Table 1. PCI Local Bus Data Rates Lattice has developed a solution for designers who need the many advantages of an FPGA-based design implementation coupled with the high bandwidth of the industry-standard PCI interface. The


    Original
    OR3TP12 32-bit 64-bit. 32-/64-bit, 33/66MHz OR3T55 14x18 OR3TP12 OR3TP127BA256-DB OR3TP127BA352-DB R9C16 PT10 PT11 PT12 PT13 PT14 PT15 PT16 PDF

    8B10B

    Abstract: ORT4622 PT10 PT11 STS-48 4032 k30 diode k30 4032 ASB27
    Contextual Info: Preliminary Data Sheet October 2003 ORCA ORT4622 Field-Programmable System Chip FPSC Four-Channel x 622 Mbits/s Backplane Transceiver Introduction Lattice has developed a solution for designers who need the many advantages of FPGA-based design


    Original
    ORT4622 ORT4622 ORT4622BC432-DB 8B10B PT10 PT11 STS-48 4032 k30 diode k30 4032 ASB27 PDF