Virtex-7 serdes
Abstract: virtex-7 virtex7 kintex7 ucf file MDIO clause 45 specification MDIO clause 45 kintex7 10G Ethernet MAC 10GBASE-R xilinx virtex 5 mac 1.3
Contextual Info: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.2 DS739 October 19, 2011 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP 10-Gigabit Ethernet PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access Controller MAC
|
Original
|
10-gigabitds73910gbase-rvirtex-7 serdes+8virtex-7virtex7kintex7 ucf filemdio clause 45 specificationmdio clause 45kintex710g ethernet macxilinx virtex 5 mac 1.3
|
PDF
|
ENG-46158
Abstract: verilog hdl code for traffic light control traffic light controller vhdl coding IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 verilog coding using instantiations 1000BASE-X sgmii xilinx 1000BASE-LX GTX 460
Contextual Info: Ethernet 1000BASE-X PCS/PMA or SGMII v10.3 DS264 September 16, 2009 Product Specification Introduction LogiCORE IP Facts Core Specifics The LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII core provides a flexible solution for connection to an Ethernet Media Access Controller MAC or
|
Original
|
1000base-xds264eng-46158verilog hdl code for traffic light control+7traffic light controller vhdl codingieee 802.3 clause 38vhdl code for ethernet mac spartan 3verilog coding using instantiationssgmii xilinx1000base-lxgtx 460
|
PDF
|
10Gbase-kr backplane connector
Abstract: Virtex-7 serdes virtex-7 Auto-Negotiation 10Gbase kr
Contextual Info: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.3 DS739 April 24, 2012 Product Specification Introduction The LogiCORE IP 10-Gigabit Ethernet Physical Coding Sublayer/Physical Medium Attachment PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access
|
Original
|
10-gigabitds73910gbase-kr10gbase-r+410gbase-kr backplane connectorvirtex-7 serdesvirtex-7auto-negotiation 10gbase kr
|
PDF
|
sgmii specification ieee
Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
Contextual Info: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access
|
Original
|
1000base-xds264eng-46158sgmii specification ieee+8virtex-71000base-x sfp sgmiitraffic light controller vhdl codingverilog hdl code for traffic light controliserdesspartan 6 ethernetvhdl ethernet spartan 3avhdl ethernet spartan 3e
|
PDF
|
traffic light controller vhdl coding
Abstract: ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control
Contextual Info: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 DS264 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access
|
Original
|
1000base-xds264eng-46158traffic light controller vhdl coding+81000base-x sfp sgmiisgmii specification ieee1000base-x xilinxverilog code for 10 gb ethernetvhdl code for mac transmittervhdl code for ethernet mac spartan 3gtx 970verilog hdl code for traffic light control
|
PDF
|
MDIO clause 45 specification
Abstract: Virtex-7 serdes xilinx tcp vhdl MDIO 10G Ethernet MAC virtex 5 ddr data path virtex7 xilinx kintex virtex-7 kintex 7
Contextual Info: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.1 DS739 March 1, 2011 Product Specification Introduction The LogiCORE IP 10-Gigabit Ethernet PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access Controller MAC and a 10 Gb/s-capable PHY, enabling the design of
|
Original
|
10-gigabitds73910gbase-rmdio clause 45 specification+9virtex-7 serdesxilinx tcp vhdlmdio10g ethernet macvirtex 5 ddr data pathvirtex7xilinx kintexvirtex-7kintex 7
|
PDF
|
sgmii xilinx
Abstract: traffic light controller vhdl coding sgmii sfp virtex IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 ENG-46158 1000BASE-X IEEE 802.3 Clause 39 VHDL code for traffic light controller sgmii mode sfp
Contextual Info: Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 DS264 June 24, 2009 Product Specification Introduction LogiCORE IP Facts Core Specifics The LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII core provides a flexible solution for connection to an Ethernet Media Access Controller MAC or
|
Original
|
1000base-xds264eng-46158sgmii xilinx+7traffic light controller vhdl codingsgmii sfp virtexieee 802.3 clause 38vhdl code for ethernet mac spartan 3ieee 802.3 clause 39vhdl code for traffic light controllersgmii mode sfp
|
PDF
|
Myson MTD972
Abstract: 10BASET 20MHZ MTD972 1b.9 MYSON TECHNOLOGY
Contextual Info: MTD972 Preliminary MYSON TECHNOLOGY 100BaseTX PCS/PMA FEATURES • · · · · · · · · · · IEEE 802.3 10BaseT and 802.3u 100BaseTx compliant. MII interface with serial management. Auto negotiation compatible with next page capability. 100BaseTx PCS/PMA function with on-chip clock generation and recovery.
|
Original
|
mtd972100basetx10baset100mbs+510mbpsmyson mtd97220mhz1b.9myson technology
|
PDF
|
VSC8486
Abstract: VSC7980 VSC7982 XFP extender BOARD VSC8486 Datasheet VSC9138 xaui VSC7323 VSC7978 VSC8239
Contextual Info: ETHERNET PRODUCTS VSC8486 10 Gbps XAUI or XGMII to XFI LAN/WAN Transceiver BLOCK DIAGRAM: 32 x 311 Mbps XGXS Encode XFI/SFI eWIS Generator PMA DMUX PCS / ePCS Decode eWIS Monitor LAN Mode: 1 × 10.3125 Gbps WAN Mode: 1 × 9.9533 Gbps PMA MUX PCS / ePCS Encode
|
Original
|
vsc8486vsc7980vsc7982xfp extender board+6vsc8486 datasheetvsc9138xauivsc7323vsc7978vsc8239
|
PDF
|
100BASE-TX
Abstract: IEEE 802.3 10BaseT 10BASET Century Semiconductor SERT10 manchester encoder REF10 CS6501 nrz to nrzi decoder ADAPTIVE EQUALIZER DE-SCRAMBLE
Contextual Info: Century Semiconductor Inc. CS6501 10/100Mbps Fast Ethernet PHY GENERAL DESCRIPTION FEATURES CS6501 integrates all physical layer functions for 10/100 Ethernet applications. This includes the functions of 100BaseTX’s PCS, PMA and PMD layers, 10BaseT’s transceiver, and
|
Original
|
cs650110/100mbps100basetx10baset+1025mhzieee802100base-txieee 802.3 10basetcentury semiconductorsert10manchester encoderref10nrz to nrzi decoderadaptive equalizer de-scramble
|
PDF
|
LIF 10R
Contextual Info: QS6611 PRELIMINARY 10/100BaseTX . i t Symbol Transceiver Q ~ QS6611 FEATURES DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans ceiver implementing the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex
|
OCR Scan
|
qs661110/100basetx120ma10baset+5100ma100basetam78965/6ns83223lif 10r
|
PDF
|
|
Contextual Info: QS6611 PRELIMINARY 10/1 OOBaseTX _ . Symbol Transceiver Q QS6611 FEATURES DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans ceiver implementing the 10OBaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex
|
OCR Scan
|
qs661110obasetx10baset10omb/s+1mdsn-0001
|
PDF
|
bel s558
Abstract: KS8761 nrzi to nrz circuit diagram st6122 decchip 21143
Contextual Info: KS8761 – 10/100 PHY Introduction The KS8761 is a 10/100BaseTX Physical Layer Transceiver which provides a 5B symbol interface to the transmit and receive data. It contains the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer
|
Original
|
ks876110/100basetx100basetx10baset+5tck25bel s558nrzi to nrz circuit diagramst6122decchip 21143
|
PDF
|
KS8761
Abstract: decchip RD10P 10BASET decchip 21143
Contextual Info: KS8761 – 10/100 PHY Introduction The KS8761 is a 10/100BaseTX Physical Layer Transceiver which provides a 5B symbol interface to the transmit and receive data. It contains the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer
|
Original
|
ks876110/100basetx100basetx10baset+3rd10pdecchipdecchip 21143
|
PDF
|
|
|
k241
Abstract: 1000BASE-X h17c 8HBC
Contextual Info: 6. GIGE Mode SGX52006-1.2 Introduction The Gigabit Ethernet GIGE mode in Stratix GX devices supports a subset of the IEEE GIGE standard. Stratix GX devices have Physical Coding Sub-layer (PCS) functions and Physical Medium Attachment (PMA) functions as Hard Intellectual Property (IP).
|
Original
|
sgx52006-18b/10b10-bitk241+31000base-xh17c8hbc
|
PDF
|
NORTEL 10G
Abstract: 10 gb laser diode nortel TX circuit nortel optical receiver 10G Ethernet PHy AE97 P802 10G TIA 12 parallel 10g transimpedance amplifier 64B66B
Contextual Info: Advanced Information Data Sheet AE97 10 Gb/s Ethernet LAN Transceiver Features General description Integrates XGXS, PCS, and PMA functions of the 10 Gb/s Ethernet PHY layer as defined by IEEE P802.3ae The Nortel Networks AE97 is a singlechip device with combined Protocol
|
Original
|
8b/10b64b/66bnortel 10g10 gb laser diode+8nortel tx circuitnortel optical receiver10g ethernet phyae97p80210g tia12 parallel 10g transimpedance amplifier64b66b
|
PDF
|
PMD 1000
Abstract: pmd1000 Arria GX alt2gxb AGX52002-1
Contextual Info: 2. Arria GX Transceiver Protocol Support and Additional Features AGX52002-1.2 Introduction Arria GX transceivers have dedicated physical coding sublayer PCS and physical media attachment (PMA) circuitry to support PCI Express (PIPE), Gigabit Ethernet (GIGE), and Serial RapidIO™ protocols.
|
Original
|
agx52002-18b/10b25gbpspmd 1000+2pmd1000arria gx alt2gxb
|
PDF
|
vhdl code for scrambler descrambler
Abstract: DNCX04
Contextual Info: Data Sheet January 1997 microelectronics group Lucent Technologies Bell Labs Innovations DNCX07 100Base-X Fast Ethernet PCS ASIC Macrocell Features • Compatible with the following IEEE' 802.3u 10OBase-T standard sections — PCS, autonegotiation, PMA, management, and
|
OCR Scan
|
dncx07100base-x10obase-tdncx05+5dncx04dncx06ds97-029asicds96-202asicvhdl code for scrambler descrambler
|
PDF
|
clock generator using ic 555
Abstract: 8B10B ORT82G5 TCLD0110G TETH0110G TMOD0110G TTIA0110G encoder gbit 4X CMU clock mhz
Contextual Info: Product Brief September 2001 TETH0110G 10 Gbit/s Ethernet Serial LAN PHY Features • ■ ■ ■ Overview The TETH0110G is a physical layer device that implements the physical coding sublayer PCS and physical media attachment (PMA) functions for an IEEE 802.3ae 10 Gbit/s Ethernet serial local area
|
Original
|
teth0110gamp0-712-4106pb01-150hsplpb01-070hspl+8clock generator using ic 5558b10bort82g5tcld0110gtmod0110gttia0110gencoder gbit4x cmu clock mhz
|
PDF
|
nrzi
Abstract: NS83223 QS6611 QS6611QF QS6611TF RJ45-8
Contextual Info: QS6611 PRELIMINARY 10/1 OOBaseTX _ . Symbol Transceiver Q ^ QS6611 F EA T U R E S DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans ceiver implementing the 10OBaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex
|
OCR Scan
|
qs6611120ma10baset100ma+710obasetam78965/6ns83223nrziqs6611qfqs6611tfrj45-8
|
PDF
|
4000 SERIES
Abstract: IEC 68-2-6 Vibration
Contextual Info: PMA 4000 Series DC/DC regulators Input 3.0 - 3.6V Output up to 12A/21.6W Key Features • Surface mountable • Low profile, max 8.5mm 0.33 in • High efficiency • Low weight • Designed for Environment, DfE • Lead-free / Bromine-free • Robust design
|
Original
|
2a/21se-1414000 seriesiec 68-2-6 vibration |
PDF
|
1000BASE-X
Abstract: vhdl code for defer block coding in mac transmitter verilog code for mdio protocol verilog code for MII phy interface DS200 xip2150 xilinx tcp vhdl
Contextual Info: zozo 1-Gigabit Ethernet MAC Core with PCS/PMA Sublayers 1000BASE-X or GMII v3.0 R DS200 (v1.1) April 30, 2003 Product Specification Features • LogiCORE Facts Single-speed 1-gigabit-per-second Ethernet Media Access Controller (MAC) Core Specifics •
|
Original
|
1000base-xds200vhdl code for defer block coding in mac transmitterverilog code for mdio protocol+3verilog code for mii phy interfacexip2150xilinx tcp vhdl
|
PDF
|
|
Contextual Info: 4 Transceiver Configurations in Stratix V Devices 2013.05.06 SV52005 Subscribe Feedback Stratix V devices have a dedicated transceiver physical coding sublayer PCS and physical medium attachment (PMA) circuitry. To implement a protocol, use a PHY IP listed in Table 4-1.
|
Original
|
sv5200510gbase-r10gbase-kr |
PDF
|
hd-SDI deserializer LVDS
Abstract: PMD 1000 digital clock notes SDI SERIALIZER AGX52002-2 pmd1000
Contextual Info: 2. Arria GX Transceiver Protocol Support and Additional Features AGX52002-2.0 Introduction Arria GX transceivers have a dedicated physical coding sublayer PCS and physical media attachment (PMA) circuitry to support PCI Express (PIPE), Gigabit Ethernet (GIGE), and Serial RapidIO protocols.
|
Original
|
agx52002-28b/10b25gbpshd-sdi deserializer lvds+4pmd 1000digital clock notessdi serializerpmd1000
|
PDF
|