tmp96c141
Abstract: PC 1278H 2001H TLCS-900
Contextual Info: T O S H IB A TLCS-900 JP condition, dst < Jum p > Operation : If cc is true, then PC < - dst. Description : If the operand condition is true, jumps to the program address specified by dst. Details F lags Mnemonic : S S Z H V N C JP #16 JP #24 JP [cc,] mem
|
OCR Scan
|
tlcs-9002000hcpu900-9301000000b+4cpu900-127tmp96c141pc 1278h2001h
|
PDF
|
TLCS-90
Abstract: 8001H PS42A tlcs-900 TMP93CS32 tlcs90 tlcs-90 cpu xor TMP95 bcd cc 106 1p0
Contextual Info: TLCS-900/L CPU 900, 900/L, 900/H, 900/L1, 900/H2 CPU Core Different Points There are 5 type CPU core: ① 900, ② 900/L, ③ 900/H, ④ 900/L1, ⑤ 900/H2 in TLCS-900 Family and they are different from following points. CPU 900 900/L 900/H, 900/L1 Address Bus
|
Original
|
tlcs-900/l900/l900/h900/l1+10900/h2tlcs-900tlcs-908001hps42atmp93cs32tlcs90tlcs-90 cpu xortmp95bcd cc 106 1p0
|
PDF
|
TLCS-90
Abstract: 900/H2 tlcs-900 tlcs-90 cpu xor
Contextual Info: TLCS-900/L1 CPU 900, 900/L, 900/H, 900/L1, 900/H2 CPU Core Different Points There are 5 type CPU core: 900, 900/L, 900/H, 900/L1, and 900/H2 in TLCS-900 series and they are different from following points. Table 1 Differences between CPUs CPU 900 900/L 900/H, 900/L1
|
Original
|
tlcs-900/l1900/l900/h900/l1+4900/h2tlcs-900tlcs-90tlcs-90 cpu xor
|
PDF
|
TLCS-90
Abstract: BC001 tlcs90 HL008 HL123 40p03 TLCS-900 a55H tlcs-90 cpu xor 1237h
Contextual Info: TLCS-900/L1 CPU 900, 900/L, 900/H, 900/L1, 900/H2 CPUコアの違いについて TLCS-900ファミリにはCPUコアとして① 900, ② 900/L, ③ 900/H, ④ 900/L1, ⑤ 900/H2の5種の CPUコアがあり、それぞれ表1に示す点が異なります。
|
Original
|
tlcs-900/l1900/l900/h900/l1+12900/h2cputlcs-900900/h25tlcs-90bc001tlcs90hl008hl12340p03a55htlcs-90 cpu xor1237h
|
PDF
|
TLCS-900H
Abstract: tlcs900h 12FFH TLCS-900 RFE80 B1632 MDEC28 TLSC-900 b24 b 03 ccf hl44
Contextual Info: 第 3 章 TLCS-900/H1 CPU セミコンダクター社 TLCS-900H1 CPU 900, 900/L, 900/H, 900/L1, 900/H2, 900/H1 CPU コアの違いについて TLCS-900 シリーズにはCPU コアとして 1 900, (2) 900/L, (3) 900/H, (4) 900/L1, (5) 900/H2, (6) 900/H1
|
Original
|
tlcs-900/h1tlcs-900h1900/l900/h+13900/l1900/h2900/h1tlcs-900tlcs-900htlcs900h12ffhrfe80b1632mdec28tlsc-900b24 b 03 ccfhl44
|
PDF
|
321 tlt 131
Abstract: 290H TLCS-900 LTZF H8050
Contextual Info: TOSHIBA TLCS-900 CPU LINK < Link m dst, num 7 9 y 7 7 V - A « 4 Wi, > fP : —XSP <-dst, dst<-XSP, XSP<-XSP + num M 9 y ? 7 9 y 7 ^ ^ 7 9XSP<D\H^ £ *i£ t o ^'dst^fsjäl £ ti i 1 0 MÎ â. K 7 9 y 7 ^ 4 7 9 XSP<7)# t numW F*üW è)^ÎJD#£*i, X 9 y 7
|
OCR Scan
|
tlcs-90000000290hxspii23chkcpu900-109+801000000bcpu900-173itu-77cpu900-174321 tlt 131290hltzfh8050
|
PDF
|
PC 1278H
Abstract: 123AH 00123457H
Contextual Info: TO SH IB A TLCS-900/H CPU HALT < H alt CPU > Operation : CPU halt Description : H alts the instruction execution. To resume, an interrupt m ust de received. Details : Mnemonic HALT Flags : S S Z H V N C Z H V N = = = = = = Code 0|0|0|0|0|1|0|1 C No change
|
OCR Scan
|
tlcs-900/hcpu900h-820002hcpu900h-113+4cpu900h-114pc 1278h123ah00123457h
|
PDF
|
BH RV
Abstract: BH RV transistor 80960 MA 1360H 1418h c17f i960 Cx Processor Instruction Set Quick Reference 80960JF 80960JT 80960VH
Contextual Info: i960 VH Processor Developer’s Manual October 1998 Order Number: 273173-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability
|
Original
|
index-13index-1480960jxbh rv+9bh rv transistor80960ma 1360h1418hc17fi960 cx processor instruction set quick reference80960jf80960jt80960vh
|
PDF
|
HTR resistors
Abstract: 80960 80960SA reference i960 RP Processor 80960JF STT 433 1250H clock generator in dual core processor i960 Cx Instruction Set Quick Reference i960 Cx Processor Instruction Set Quick Reference
Contextual Info: i960 RP Microprocessor User’s Manual i960® RP Microprocessor User’s Manual February 1996 Order Number: 272736-001 Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for
|
Original
|
index-17index-18htr resistors80960+880960sa referencei960 rp processor80960jfstt 4331250hclock generator in dual core processori960 cx instruction set quick referencei960 cx processor instruction set quick reference
|
PDF
|
80960
Abstract: BO 620 bbc timer stt 11 c17f i960 Cx Processor Instruction Set Quick Reference i960RP 80960JF 80960RD 80960RP MA11
Contextual Info: i960 Rx I/O Microprocessor Developer’s Manual Release Date: April, 1997 Order Number: 272736-002 The i960® Rx I/O Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are
|
Original
|
sa-26index-2380960bo 620+8bbc timer stt 11c17fi960 cx processor instruction set quick referencei960rp80960jf80960rd80960rpma11
|
PDF
|
T08AA
Abstract: IBM21A300BGB 8x32 sram 1121D MCM6205 1258H ibm21a300
Contextual Info: PCI to SSA Interface Version 2.2 Databook Copyright and Disclaimer Copyright International Business Machines Corporation 1999 All Rights Reserved Printed in the United States of America July-1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
july-1999ibm21a300bgbt08aa8x32 sram+41121dmcm62051258hibm21a300
|
PDF
|
LB 124 d
Abstract: BH RV transistor i960 Cx Processor Instruction Set Quick Reference 80960JT 80960RM 80960RN REQ64 BIT3102 273160 80960
Contextual Info: i960 RM/RN I/O Processor Developer’s Manual July 1998 Order Number: 273158-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability
|
Original
|
80960rxjxindex-11lb 124 dbh rv transistor+8i960 cx processor instruction set quick reference80960jt80960rm80960rnreq64bit310227316080960
|
PDF
|
ARM7 microcontroller pin configuration
Abstract: Interfacing of Graphical LCD with ARM7 ARM7 interfacing notes to LCD ARM7 MICROCONTROLLER THS4521 ads1278-ht TMS470R1 downhole pressure transducer SLVU468 TMS470 Hex Converter
Contextual Info: Harsh Environment Acquisition Terminal H.E.A.T. System EVM User's Guide User's Guide Literature Number: SLVU468 June 2011 2 Copyright 2011, Texas Instruments Incorporated SLVU468 – June 2011 Submit Documentation Feedback Contents 1 2 3 4 5 6 7 8 A B
|
Original
|
slvu468arm7 microcontroller pin configurationinterfacing of graphical lcd with arm7arm7 interfacing notes to lcd+6arm7 microcontrollerths4521ads1278-httms470r1downhole pressure transducertms470 hex converter
|
PDF
|
PC 1278H
Abstract: 1250H 1250H 528 3A00 80960JT B100 B145 REQ64
Contextual Info: Address Translation Unit 15 This chapter describes the operation modes, setup, and implementation of the mechanism which interfaces between the primary and secondary PCI buses and the i960 RM/RN I/O processor internal bus. 15.1 Overview As indicated in Figure 15-1, the ATU — the interface between the PCI bus and the on-chip internal
|
Original
|
pc 1278h1250h1250h 5283a00+480960jtb100b145req64
|
PDF
|
|
|
