PARALLEL E2PROM Search Results
PARALLEL E2PROM Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54LS95B/BCA |
|
54LS95 - SHIFT REGISTER, 4-Bit PARALLEL ACCESS - Dual marked (M38510/30603BCA) |
|
||
| X28C512DM-15/B |
|
X28C512 - EEPROM, 64KX8, Parallel, CMOS |
|
||
| X28C512JI-15 |
|
X28C512 - EEPROM, 64KX8, 150ns, Parallel, CMOS, PQCC32 |
|
||
| X28C512JI-12 |
|
X28C512 - EEPROM, 64KX8, 120ns, Parallel, CMOS, PQCC32 |
|
||
| 54165/BFA |
|
54165 - Shift Register, 8-Bit Parallel/Serial Input - Dual marked (M38510/00904BFA) |
|
PARALLEL E2PROM Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
28c65b
Abstract: CAT28C65B 1N914 CAT28C65BNI-15T
|
Original |
CAT28C65B 64K-Bit 120/150ns CAT28C65B 28C65B 500/Reel 8mmx13 120ns 150ns 28C65B 1N914 CAT28C65BNI-15T | |
lattice 1996Contextual Info: Specifications ispLSI and pLSI 6192 ® ispLSI and pLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED, |
Original |
25000-Gate 50MHz lattice 1996 | |
IAGMF
Abstract: IDS500
|
OCR Scan |
FP/100L /100L IAGMF IDS500 | |
|
Contextual Info: * 1-Cube PSX Family Data Sheet àÊL F eatures D e s c r ip t io n • SRAM -based, in-system programmable • Switch Matrix The PSX160, PSX128B and PSX96B are SRAM-based bus oriented switches with 160, 128 and 96 l/Os respectively. The devices are manufactured using a 0.6|jm CMOS process and |
OCR Scan |
PSX160, PSX128B PSX96B | |
|
Contextual Info: FUJITSU SEMICONDUCTOR DATA SHEET DS501-00018-3v0-E Memory FRAM 128 K 16 K x 8 Bit I2C MB85RC128A • DESCRIPTION The MB85RC128A is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 16,384 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the |
Original |
DS501-00018-3v0-E MB85RC128A MB85RC128A | |
MB85RC256VPF-G-JNERE2Contextual Info: FUJITSU SEMICONDUCTOR DATA SHEET DS501-00017-2v0-E Memory FRAM 256 K 32 K x 8 Bit I2C MB85RC256V • DESCRIPTION The MB85RC256V is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the |
Original |
DS501-00017-2v0-E MB85RC256V MB85RC256V MB85RC256VPF-G-JNERE2 | |
|
Contextual Info: ST7L05, ST7L09 8-bit MCU for automotive with single voltage Flash memory, data EEPROM, ADC, timers, SPI Features • ■ ■ ■ ■ Memories – 1.5 Kbytes program memory: Single voltage extended Flash XFlash with read-out protection capability, In-Application Programming |
Original |
ST7L05, ST7L09 ST7FL09Y0MBE \TEMP\SGST\ST7FL09Y0MBE 21-Aug-2007 | |
LCC-40P-M02
Abstract: diode MARKING CODE A9
|
Original |
F0306 LCC-40P-M02 diode MARKING CODE A9 | |
MBM29LV017-90PTN
Abstract: say marking
|
Original |
F0305 MBM29LV017-90PTN say marking | |
|
Contextual Info: ADS1 ADS1210 ADS1211 210 ADS 1211 ADS1 ADS1 211 ADS1 210 211 SBAS034B – JANUARY 1996 – REVISED SEPTEMBER 2005 24-Bit ANALOG-TO-DIGITAL CONVERTER FEATURES DESCRIPTION ● DELTA-SIGMA A/D CONVERTER ● 23 BITS EFFECTIVE RESOLUTION AT 10Hz AND 20 BITS AT 1000Hz |
Original |
ADS1210 ADS1211 SBAS034B 24-Bit 1000Hz ADS1211 | |
|
Contextual Info: FUJITSU SEMICONDUCTOR CONTROLLER MANUAL CM44-10140-3E F2MC-16LX 16-BIT MICROCONTROLLER MB90350E Series HARDWARE MANUAL F2MC-16LX 16-BIT MICROCONTROLLER MB90350E Series HARDWARE MANUAL Be sure to refer to the "Check Sheet" for the latest cautions on development. |
Original |
CM44-10140-3E F2MC-16LX 16-BIT MB90350E 8/10-bit | |
|
Contextual Info: FUJITSU SEMICONDUCTOR CONTROLLER MANUAL CM44-10113-3E F2MC-16LX 16-BIT MICROCONTROLLER MB90420G/425G Series HARDWARE MANUAL F2MC-16LX 16-BIT MICROCONTROLLER MB90420G/425G Series HARDWARE MANUAL Be sure to refer to the “Check Sheet” for the latest cautions on development. |
Original |
CM44-10113-3E F2MC-16LX 16-BIT MB90420G/425G F2MC-16LX |