UT6264CPC-70LL
Abstract: UT6264C UT6264CPC-35 UT6264CPC-35L UT6264CPC-35LL UT6264CPC-70 UT6264CPC-70L UT6264CSC-70LLE ut6264
Contextual Info: UTRON UT6264C 8K X 8 BIT LOW POWER CMOS SRAM Rev. 1.3 REVISION HISTORY REVISION Preliminary Rev. 0.1 Rev. 1.0 Rev. 1.1 Rev. 1.2 Rev. 1.3 DESCRIPTION Original. Revised - The timeing waveforms add CE2 control pin Revised - Package outline dimension - Waveform.
|
Original
|
ut6264c28-pin500nsut6264cpc-35e+14ut6264cpc-35leut6264cpc-35lleut6264cpc-70eut6264cpc-70leut6264cpc-70lleut6264csc-35eut6264cpc-70llut6264cpc-35ut6264cpc-35lut6264cpc-35llut6264cpc-70ut6264cpc-70lut6264csc-70lleut6264
|
PDF
|
UT6264C
Abstract: UT6264CPC-35 UT6264CPC-35L UT6264CPC-35LL UT6264CPC-70 UT6264CPC-70L
Contextual Info: UTRON UT6264C 8K X 8 BIT LOW POWER CMOS SRAM Rev. 1.1 FEATURES The UT6264C is a 65,536-bit low power CMOS static random access memory organized as 8,192 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology. Access time : 35/70ns max.
|
Original
|
ut6264c536-bit35/70ns28-pin+6p80028ut6264cpc-35ut6264cpc-35lut6264cpc-35llut6264cpc-70ut6264cpc-70l
|
PDF
|
UT6264CPCL-70LL
Abstract: UT6264CSCL-70LL UT6264CPCL-70LLE UT6264CPCL-70L UT6264CPCL UT6264C UT6264CPC-35 UT6264CPC-35L UT6264CPC-35LL UT6264CPC-70
Contextual Info: UTRON UT6264C Rev. 1.4 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY REVISION Preliminary Rev. 0.1 Rev. 1.0 Rev. 1.1 Rev. 1.2 Rev. 1.3 Rev. 1.4 DESCRIPTION Original. Revised - The timeing waveforms add CE2 control pin Revised - Package outline dimension
|
Original
|
ut6264c28-pin500nsinf64cpcl-70e+14ut6264cpcl-70leut6264cpcl-70lleut6264cscl-35eut6264cscl-35leut6264cscl-35lleut6264cscl-70eut6264cpcl-70llut6264cscl-70llut6264cpcl-70lut6264cpclut6264cpc-35ut6264cpc-35lut6264cpc-35llut6264cpc-70
|
PDF
|
UT6264C
Abstract: UT6264CPC-35 UT6264CPC-35L UT6264CPC-35LL UT6264CPC-70 UT6264CPC-70L
Contextual Info: UTRON UT6264C 8K X 8 BIT LOW POWER CMOS SRAM Rev. 1.3 REVISION HISTORY REVISION Preliminary Rev. 0.1 Rev. 1.0 Rev. 1.1 Rev. 1.2 Rev. 1.3 DESCRIPTION Original. Revised - The timeing waveforms add CE2 control pin Revised - Package outline dimension - Waveform.
|
Original
|
ut6264c28-pin500nsc-35lle+11ut6264cpc-70eut6264cpc-70leut6264cpc-70lleut6264csc-35eut6264csc-35leut6264csc-35lleut6264cpc-35ut6264cpc-35lut6264cpc-35llut6264cpc-70ut6264cpc-70l
|
PDF
|