Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MULTIPLICATION ACCUMULATION UNIT Search Results

    MULTIPLICATION ACCUMULATION UNIT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MC68A09CP
    Rochester Electronics LLC MC6809 - 8 Bit Microprocessing Unit PDF Buy
    MC68B09CP
    Rochester Electronics LLC MC6809 - 8 Bit Microprocessing Unit PDF Buy
    MC6809CP-G
    Rochester Electronics LLC MC6809 - 8-Bit Microprocessing Unit PDF Buy
    MC6809CP
    Rochester Electronics LLC MC6809 - 8-Bit Microprocessing Unit PDF Buy
    54F181LM/B
    Rochester Electronics LLC 54F181 - 4-Bit Arithmetic Logic Unit PDF Buy

    MULTIPLICATION ACCUMULATION UNIT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CXD 4191

    Abstract: H9925 jd 1803 b 107 jd 1803 data jd 1803 19 B L64032 L6421 SEL620 L64270QC Pal programming 22v10
    Contextual Info: L64032 32 x 32-Bit Multiplier-Accumulator The L64032 is a high-speed 32 x 32-bit parallel multiplier-accumulator which provides single precision 32 x 32 and multiple precision (64 x 64) fixed point multiplication and single precision multiplication with accumulation.


    Original
    L64032 32-Bit 32bit CXD 4191 H9925 jd 1803 b 107 jd 1803 data jd 1803 19 B L6421 SEL620 L64270QC Pal programming 22v10 PDF

    mz 73 b

    Contextual Info: ANALOG DEVICES □ FEATURES 16x16-Blt Parallel Multiplication / 40-Bit Accumulation 80ns Cycle Time Can Support 2.4ms 1024-Point Complex FFT with Block Floating-Point 40-Blt Adder/Subtracter with Status Flags 16-Blt Logic Unit Dual 40-Blt Accumulators with Status Flags


    OCR Scan
    P-110 16x16-Blt 40-Bit 1024-Point 40-Blt 16-Blt 32-Bits-Per-Cycle 16-Bit Z19-16 mz 73 b PDF

    Contextual Info: ANALOG DEVICES 12*12-Bit CMOS Multiplier/Accumulator ADSP-1009 FEATURES 12 x 12-Bit Parallel Multiplication/Accumulation 150mW Power Dissipation with CMOS Technology 130ns Multiply/Accumulate Time Improved TDC1009J Second Source Available in 64-Pin Ceramic DIPs, or 68-Terminal


    OCR Scan
    12-Bit ADSP-1009 150mW 130ns TDC1009J 64-Pin 68-Terminal 68-Pin ADSP-1009 PDF

    adsp-1010b

    Abstract: TMC2010 adsp-1010 ADSP-1010A
    Contextual Info: ANALOG DEVICES □ 16 x 16-Bit CMOS Multiplier/Accumulator ADSP-1010B FEATURES Higher-Speed Version of ADSP-1010A 16x 16-Bit Parallel Multiplication/Accumulation 45ns Multiply/Accumulate Time 170mW Power Dissipation with 10MHz Clock Twos Complement or Unsigned Magnitude


    OCR Scan
    16-Bit ADSP-1010B ADSP-1010A 170mW 10MHz 64-Pin 68-Pin 68-Lead MIL-STD-883, adsp-1010b TMC2010 adsp-1010 PDF

    ADSP1110

    Abstract: ADSP-1110A ADSP1110AKP ADSP-1110 ADSP1110AJD ADSP-1410 ADSP-11 bit-slice amp1410
    Contextual Info: ANALOG DEVICES 16 x 16-Bit CMOS Single Port Multiplier/Accumulator ADSP-1110A FEATURES 16 x 16-Bit Parallel Multiplication/Accumulation 40-Bit Wide Accumulator with Overflow Flag, Satura­ tion Arithmetic, and Shift-Left Control Twos Complement or Unsigned Magnitude Inputs


    OCR Scan
    16-Bit ADSP-1110A 40-Bit 28-Lead 350mW ADSP-1110 16bit ADSP1110 ADSP-1110A ADSP1110AKP ADSP1110AJD ADSP-1410 ADSP-11 bit-slice amp1410 PDF

    ADSP1110AKP

    Abstract: ADSP1110AJN ADSP1110
    Contextual Info: ANALOG DEVICES 16 X 16-Bit CMOS Single Port Multiplier/Accumulator ADSP-1110A FEATURES 16 x 16-Bit Parallel Multiplication/Accumulation 40-Bit Wide Accumulator with Overflow Flag, Satura­ tion Arithmetic, and Shift-Left Control Twos Complement or Unsigned Magnitude Inputs


    OCR Scan
    16-Bit ADSP-1110A 40-Bit 28-Lead 350mW ADSP-1110 ADSP-1110A 16bit ADSP1110AKP ADSP1110AJN ADSP1110 PDF

    Contextual Info: & HMA510/883 16 X 16-Bit CMOS Parallel Multiplier Accumulator January 1994 Features Description • This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. • 16 x 16-bit Parallel Multiplication with Accumulation to


    OCR Scan
    HMA510/883 16-Bit MIL-STD883 35-Bit HMA510/883 CY7C510 IDT7210 PDF

    Contextual Info: 33 HMA510 16 x 16-Bit CMOS Parallel Multiplier Accumulator Features Description • 16 x 16-bit Parallel Multiplication with Accumulation to a 35-Bit Result The HMA510 is a high speed, low power CMOS 16 x 16-bit parallel multiplier accumulator capable of operating at 45ns


    OCR Scan
    HMA510 16-Bit 35-Bit HMA510 16-bit PDF

    "multiplier accumulator"

    Abstract: 64 bit booth multiplier 16 bit multiplier
    Contextual Info: b »V2 o < i 5 *J TACT1010-65E 16-BIT BY 16-BIT MULTIPLIER/ACCUMULATOR 361 i D 2834, DECEMBER 1986 7 - 7^ • jb OR N DUAL-IN-LINE PACKAGE 16-Bit by 16-Bit Parallel Multiplication/Accumulation TOP VIEW • 35-Bit-Wide Accumulator • Inputs are TTL-Voltage Compatible


    OCR Scan
    TACT1010-65E 16-BIT 35-Bit-Wide TDC1010J AM29510 10/PR Y11/PR11 "multiplier accumulator" 64 bit booth multiplier 16 bit multiplier PDF

    ITA 2583

    Abstract: Booth Multipliers TDC1010J CT1010 Am29510
    Contextual Info: THCT1010-160M , TH CT1010 -140E, THCT1010-100 16 BIT BY 16-BIT MULTIPLIERS/ACCUMULATORS D 2 8 3 4 , SEPTEMBER 1 9 8 4 - REVISED SEPTEMBER 1 9 8 5 J D OR N D U A L -IN -L IN E P AC KA G E 16-Bit by 16-Bit Parallel Multiplication/Accumulation ITO P V IE W


    OCR Scan
    THCT1010-160M CT1010 -140E, THCT1010-100 16-BIT 35-Bit-Wide TDC1010J ITA 2583 Booth Multipliers TDC1010J Am29510 PDF

    Contextual Info: EPSON PF883-02 E0C33A104 32-bit Single Chip Microcomputer • 32-bit E 0C 33000 RISC Core • Multiplication and Accumulation Instruction • 10-bit ADC, 8-bit DAC • High-speed DMA, Intelligent DMA • Twin-clock Oscillator • DESCRIPTION The E0C33A104 is a C M O S 32-bit microcomputer composed of a CM OS 32-bit RISC core, RAM, DMA control­


    OCR Scan
    PF883-02 E0C33A104 32-bit 10-bit E0C33A104 PDF

    TDC1010J

    Abstract: "Pin for Pin" AM29510 PR16-PR31 PR10 TRW TDC1010J
    Contextual Info: ¿« 5 7 o & q s^ 3 6 1 \ 0 b t b "5 TACT1010-65E 16-BIT BY 16-BIT MULTIPLIER/ACCUMULATOR t i 0 2 8 3 4 , D EC E M B ER 198 6 / 16-BK by 16-Bit Parallel Multiplication/Accumulation JÒ OR N DUAL-IN-LINE P A C K A G E ’ TOP VIE x|T 35-Bit-Wide Accumulator


    OCR Scan
    16-BK 16-Bit 35-Bit-Wide TDC1010J AM29510 TACT1010 "Pin for Pin" AM29510 PR16-PR31 PR10 TRW TDC1010J PDF

    transistor K52

    Abstract: TM31 QFP15-128 2 pin crystal oscillator 20mhZ 4 bit by bit 4 multiplication IC 8501 equivalent DST1 p14 115 transistor k54 transistor p02
    Contextual Info: PF883-03 E0C33A104 32-bit Single Chip Microcomputer ● 32-bit E0C33000 RISC Core ● Multiplication and Accumulation Instruction ● 10-bit ADC, 8-bit DAC ● High-speed DMA, Intelligent DMA ● Twin-clock Oscillator • DESCRIPTION The E0C33A104 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, RAM, DMA controller, timers and other circuits. The E0C33A104 features high-speed operation and low current consumption, and


    Original
    PF883-03 E0C33A104 32-bit E0C33000 10-bit E0C33A104 transistor K52 TM31 QFP15-128 2 pin crystal oscillator 20mhZ 4 bit by bit 4 multiplication IC 8501 equivalent DST1 p14 115 transistor k54 transistor p02 PDF

    building blocks of risc processor

    Abstract: NM6403 vliw vector "vector instructions" saturation verilog matrix multiplication
    Contextual Info: http://www.module.ru ASIC & System Design Service Document ID: 431283.001D1 Updated: 06 September 1999 NeuroMatrix Core NMC NMC is a synthesizable Verilog RTL model of a high performance DSP core with VLIW/SIMD architecture. The core includes two main units: 32bit RISC processor and 64-bit VECTOR coprocessor to support vector operations with


    Original
    001D1 32bit 64-bit NM6403 32-bit building blocks of risc processor vliw vector "vector instructions" saturation verilog matrix multiplication PDF

    datasheet for full adder and half adder

    Abstract: 32-bit adder EP4SE230 EP4SE360 EP4SE530 EP4SE820 EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70
    Contextual Info: 4. DSP Blocks in Stratix IV Devices SIV51004-3.0 This chapter describes how the Stratix IV device digital signal processing DSP blocks are optimized to support DSP applications requiring high data throughput, such as finite impulse response (FIR) filters, infinite impulse response (IIR) filters, fast


    Original
    SIV51004-3 datasheet for full adder and half adder 32-bit adder EP4SE230 EP4SE360 EP4SE530 EP4SE820 EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70 PDF

    Architecture of TMS320C4X

    Abstract: HQFP304 dsp processor Architecture of TMS320C4X NM6404 HQFP-304 building blocks of risc processor TMS320C4X NM6403 "vector instructions" saturation
    Contextual Info: http://www.module.ru PRELIMINARY ASIC & System Design Service Updated: 04 July 2000 NeuroMatrix r NM6404 is a high performance DSP oriented RISC processor. The architecture is based on VLIW/SIMD NMC core and includes two main units: 32-bit RISC and patented 64-bit VECTOR coprocessor to support vector operations with


    Original
    NM6404 32-bit 64-bit NM6403 NM6404 16/32/64-bit TMS320C4x. HQFP304 64-bit Architecture of TMS320C4X dsp processor Architecture of TMS320C4X HQFP-304 building blocks of risc processor TMS320C4X "vector instructions" saturation PDF

    NM6403

    Abstract: 9698 BGA256 building blocks of risc processor "64-Bit Microprocessor" features "vector instructions" saturation NeuroMatrix NM6403 DSP
    Contextual Info: RESEARCH CENTER NeuroMatrix NM6403 DSP NeuroMatrix® NM6403 is a high performance dualcore microprocessor with combination of VLIW/SIMD architectures. The architecture includes two main units: 32-bit RISC Core and 64-bit VECTOR co-processor to support vector operations with elements of variable


    Original
    NM6403 32-bit 64-bit TMS320C4x BGA256 9698 building blocks of risc processor "64-Bit Microprocessor" features "vector instructions" saturation NeuroMatrix NM6403 DSP PDF

    DSP56300

    Contextual Info: 3 3.1 DATA ARITHMETIC LOGIC UNIT DATA ALU ARCHITECTURE The Data ALU see Figure 3-1 performs all the arithmetic and logical operations on data operands in the DSP56300 Core. The Data ALU registers may be read or written over the XDB and the YDB as 24- or 48bit operands. The source operands for the Data ALU, which may be 24, 48, or 56 bits,


    Original
    DSP56300 48bit PDF

    datasheet for full adder and half adder

    Abstract: circuit diagram of half adder barrel shifter block diagram EP2AGX190 EP2AGX260 EP2AGX45 EP2AGX65 EP2AGX125 Altera Arria V Video
    Contextual Info: 4. DSP Blocks in Arria II GX Devices AIIGX51004-3.0 Arria II GX devices have dedicated high-performance digital signal processing DSP blocks optimized for DSP applications. These DSP blocks are the fourth generation of hardwired, fixed-function silicon blocks dedicated to maximizing signal processing


    Original
    AIIGX51004-3 datasheet for full adder and half adder circuit diagram of half adder barrel shifter block diagram EP2AGX190 EP2AGX260 EP2AGX45 EP2AGX65 EP2AGX125 Altera Arria V Video PDF

    8 bit booth multiplier

    Abstract: block diagram 8 bit booth multiplier modified booth circuit diagram 8 bit modified booth multiplication circuit multiplier accumulator MAC implementation using "saturation arithmetic"
    Contextual Info: SECTION 3 DATA ALU MOTOROLA DATA ALU 3-1 SECTION CONTENTS 3.1 3.1.1 3.1.2 3.1.3 3.1.3.1 3.1.3.2 3.1.3.3 3.1.3.4 3.1.4 3.1.5 3.1.6 3.1.6.1 3.1.6.2 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.5.1 3.2.5.2 3-2 OVERVIEW AND ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original
    XX0100 011XXX. 1110XX. XX0101 8 bit booth multiplier block diagram 8 bit booth multiplier modified booth circuit diagram 8 bit modified booth multiplication circuit multiplier accumulator MAC implementation using "saturation arithmetic" PDF

    S1C33000

    Abstract: S1C33S01
    Contextual Info: S1C33S01 32-bit Single Chip Microcontroller ● ● ● ● High-speed 32-bit RISC Core Multiply Accumulation 8K-byte RAM Built-in 2-ch. SIO „ DESCRIPTIONS The S1C33S01 consists of the S1C33000 32-bit RISC type CPU as the core, a bus control unit, an interrupt controller, timers,


    Original
    S1C33S01 32-bit S1C33S01 S1C33000 PDF

    NM6404

    Abstract: 9698
    Contextual Info: RESEARCH CENTER NeuroMatrix NM6404 DSP NeuroMatrix ® NM6404 is a high performance DSP oriented RISC processor designed for real time data flow processing. The architecture is based on advanced VLIW/SIMD NMC2 core and includes two main units: 32/64-bit RISC and patented


    Original
    NM6404 32/64-bit 64-bit NM6404 28Gbyte/sec 60Mbyte/sec 32-bit 576-pin 9698 PDF

    32 bit booth multiplier for fixed point

    Abstract: bit 3252 block diagram 8 bit booth multiplier ASR16 DSP56100 modified booth circuit diagram 8 bit adder parallel multiplier MAC code using modified Booth multiplier accumulator MAC implementation using "saturation arithmetic"
    Contextual Info: Freescale Semiconductor, Inc. SECTION 3 Freescale Semiconductor, Inc. DATA ALU MOTOROLA DATA ALU For More Information On This Product, Go to: www.freescale.com 3-1 Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. SECTION CONTENTS 3.1 3.1.1 3.1.2


    Original
    XX0100 1110XX. XX0101 32 bit booth multiplier for fixed point bit 3252 block diagram 8 bit booth multiplier ASR16 DSP56100 modified booth circuit diagram 8 bit adder parallel multiplier MAC code using modified Booth multiplier accumulator MAC implementation using "saturation arithmetic" PDF

    SN74S516

    Abstract: IN3064 block diagram of 8bit array multiplier INS16
    Contextual Info: 16x16 Multiplier/Divider S N 74S 516 Features/Benefits • Co-processor or enhancing the arithmetic speed of all present 16-blt and 8-bit microprocessors • Bus-oriented organization Ordering Information PART NUMBER PACKAGE TEMPERATURE SN74S516 24T C om m ercial


    OCR Scan
    16x16 SN74S516 16-blt 24-pin 16-bit 32-bit SN74S516 IN3064 block diagram of 8bit array multiplier INS16 PDF