Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MB 300 IS Search Results

    MB 300 IS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CY7C1392V18

    Abstract: CY7C1393V18 CY7C1394V18
    Contextual Info: 392V18 CY7C1392V18 CY7C1393V18 CY7C1394V18 ADVANCE INFORMATION 18-Mb SRAM with DDR-II SIO Architecture Features Functional Description • 18-Mb Density 2M x 8, 1M x 18, 512K x 36 — Supports concurrent transactions • 300-MHz Clock for High Bandwidth


    Original
    392V18 CY7C1392V18 CY7C1393V18 CY7C1394V18 18-Mb 300-MHz CY7C1392V18 CY7C1393V18 CY7C1394V18 PDF

    Contextual Info: KBPC MB 15005 1505 THRU KBPC MB 1510 1510 RECTIFIER SPECIALISTS TECHNICAL SPECIFICATIONS OF SINGLE-PHASE SILICON BRIDGE RECTIFIER VOLTAGE RANGE - 50 to 1000 Volts CURRENT - 15 Amperes FEATURES * Metal case for Maximum Heat Dissipation * Surge overload ratings-300 Amperes


    Original
    ratings-300 MB-25 MIL-STD-202E, 12x12mm) KBPC15005 MB1505 KBPC1510 MB1510 PDF

    Contextual Info: KBPC MB 15005W 1505W THRU KBPC MB 1510W 1510W RECTIFIER SPECIALISTS TECHNICAL SPECIFICATIONS OF SINGLE-PHASE SILICON BRIDGE RECTIFIER VOLTAGE RANGE - 50 to 1000 Volts CURRENT - 15 Amperes FEATURES * Metal case for Maximum Heat Dissipation * Surge overload ratings-300 Amperes


    Original
    5005W ratings-300 MB-25W MIL-STD-202E, KBPC15005W MB1505W KBPC1510W MB1510W PDF

    CY7C1317V18

    Abstract: CY7C1319V18 CY7C1321V18
    Contextual Info: CY7C1317V18 CY7C1319V18 CY7C1321V18 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with DDR-II Architecture Features Functional Description • 18-Mb Density 2M x 8, 1M x 18, 512K x 36 — Supports concurrent transactions • 300-MHz Clock for High Bandwidth


    Original
    CY7C1317V18 CY7C1319V18 CY7C1321V18 18-Mb 300-MHz CY7C1317V18/CY7C1319V18/CY7C1321V18 CY7C1317V18 CY7C1319V18 CY7C1321V18 PDF

    Express 300

    Abstract: MegaRAID Express 100
    Contextual Info: MegaRAID Express 300 RAID Adapter FEATURES • One Ultra2 LVD/SE SCSI channel • PCI 2.2 compliant • One DIMM socket with 32 MB ECC SDRAM expandable to 128 MB • Standard NT clustering support • Advanced management and configuration utilities ®


    Original
    S20084 12/02-2M Express 300 MegaRAID Express 100 PDF

    CY7C1316V18

    Abstract: CY7C1318V18 CY7C1320V18
    Contextual Info: 316V18 CY7C1316V18 CY7C1318V18 CY7C1320V18 ADVANCE INFORMATION 18-Mb 2-Word Burst SRAM with DDR-II Architecture Features Functional Description • 18-Mb Density 2M x 8, 1M x 18, 512K x 36 — Supports concurrent transactions • 300-MHz Clock for High Bandwidth


    Original
    316V18 CY7C1316V18 CY7C1318V18 CY7C1320V18 18-Mb 300-MHz CY7C1316V18 CY7C1318V18 CY7C1320V18 PDF

    GS9004A

    Abstract: GS9004ACKB
    Contextual Info: GENLINX GS9004A Serial Digital Cable Equalizer DATA SHEET DEVICE DESCRIPTION FEATURES • automatic cable equalization • typically greater than 300 m of high quality cable at 270 Mb/s • fully compatible with SMPTE 259M and operational to 400 Mb/s The Gennum GS9004A is a monolithic automatic cable


    Original
    GS9004A GS9004A GS9004A, GS9024. GS9024 C-101, GS9004ACKB PDF

    CY7C1322V25

    Abstract: CY7C1397V25
    Contextual Info: 397V25 CY7C1397V25 CY7C1322V25 ADVANCE INFORMATION 18-Mb 2-Word Burst SRAM with DDR-I Architecture Features Functional Description • 18-Mb Density 1M x 18, 512K x 36 — Supports concurrent transactions • 300-MHz Clock for High Bandwidth • 2-Word Burst for reducing address bus frequency


    Original
    397V25 CY7C1397V25 CY7C1322V25 18-Mb 300-MHz CY7C1397V25/CY7C1322V25 CY7C1322V25 CY7C1397V25 PDF

    Contextual Info: GENNUM G E N L I N X * GS9004C Serial Digital Cable Equalizer PRELIMINARY DATA SHEET DEVICE DESCRIPTION • automatic cable equalization • typically greater than 350 m of high quality cable at 270 Mb/s • typically 300 m of high quality cable at 360 Mb/s


    OCR Scan
    GS9004C GS9004B GS9004C -72-A PDF

    CY7C1323V25

    Abstract: CY7C1398V25
    Contextual Info: 398V25 CY7C1398V25 CY7C1323V25 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with DDR-I Architecture Features Functional Description • 18-Mb Density 2M x 8, 1M x 18, 512K x 36 — Supports concurrent transactions • 300-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency


    Original
    398V25 CY7C1398V25 CY7C1323V25 18-Mb 300-MHz CY7C1398V25/CY7C1323V25 CY7C1323V25 CY7C1398V25 PDF

    LB 124 transistor

    Abstract: conn female 300 pins DEK-701 DEP-901 DES-901
    Contextual Info: POWER DIVIDERS 0º : 5-WAY SURFACE MOUNT FREQUENCY RANGE MHz 0.05-30 1-300 ISOLATION (dB) LB TYP/MIN MB TYP/MIN UB TYP/MIN 28/20 25/20 30/25 23/18 25/20 20/17 INSERTION LOSS (dB) LB TYP/MAX MB TYP/MAX UB TYP/MAX 0.4/0.8 0.3/0.7 0.6/1.0 0.2/0.5 0.6/1.0 1.5/2.0


    Original
    DES-901 DEP-901 DEK-701* LB 124 transistor conn female 300 pins DEK-701 DEP-901 DES-901 PDF

    W48C60

    Abstract: w48c60-422 805-0086-02 SME1040 UltraSPARC ii J0801 tba 940 MC100LVEL39 MC12430 SME5421MCZ-300
    Contextual Info: SME5421MCZ-300 July 1998 UltraSPARC -IIi CPU Module DATA SHEET 300 MHz CPU, 0.5 MB E-cache, UPA, 66 MHz PCI DESCRIPTION [1] The UltraSPARC™-IIi CPU module is a high performance, SPARC V9-compliant, small form-factor CPU module. It interfaces to the UltraSPARC Port Architecture 64S UPA64S interconnect bus, main memory, and


    Original
    SME5421MCZ-300 UPA64S) UPA64S W48C60 w48c60-422 805-0086-02 SME1040 UltraSPARC ii J0801 tba 940 MC100LVEL39 MC12430 SME5421MCZ-300 PDF

    Contextual Info: DS92LV1023E www.ti.com SNLS187B – MARCH 2005 – REVISED APRIL 2013 DS92LV1023E 30-66 MHz 10 Bit Bus LVDS Serializer Check for Samples: DS92LV1023E FEATURES DESCRIPTION • The DS92LV1023E is a 300 to 660 Mb/s serializer for high-speed unidirectional serial data transmission


    Original
    DS92LV1023E SNLS187B DS92LV1023E 28-Lead DS92Li PDF

    Contextual Info: DS92LV1023E www.ti.com SNLS187B – MARCH 2005 – REVISED APRIL 2013 DS92LV1023E 30-66 MHz 10 Bit Bus LVDS Serializer Check for Samples: DS92LV1023E FEATURES DESCRIPTION • The DS92LV1023E is a 300 to 660 Mb/s serializer for high-speed unidirectional serial data transmission


    Original
    DS92LV1023E SNLS187B DS92LV1023E 28-Lead DS92Li PDF

    Contextual Info: DS92LV1224 www.ti.com SNLS189A – APRIL 2005 – REVISED APRIL 2013 DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer Check for Samples: DS92LV1224 FEATURES DESCRIPTION • The DS92LV1224 is a 300 to 660 Mb/s deserializer for high-speed unidirectional serial data transmission


    Original
    DS92LV1224 SNLS189A DS92LV1224 28-Lead PDF

    Contextual Info: DS92LV1023E DS92LV1023E 30-66 MHz 10 Bit Bus LVDS Serializer Literature Number: SNLS187A DS92LV1023E 30-66 MHz 10 Bit Bus LVDS Serializer General Description Features The DS92LV1023E is a 300 to 660 Mb/s serializer for highspeed unidirectional serial data transmission over FR-4


    Original
    DS92LV1023E DS92LV1023E SNLS187A 10-bit PDF

    Contextual Info: POWER DIVIDERS 0° : 5-WAY S u rfa c e M FREQUENCY RANGE SOLATION (dB LB (MHz) 0.05-30 1-300 ount t y p /m in typ / min MB UB TYP/MIN 28/20 25/20 30/25 23/18 25/20 20/17 INSERTION LOSS (dB) LB TYP/MAX 0.4/0.8 0.2/0.5 MB TYP/MAX 0.3/0.7 0.6/1.0 UB TYP/MAX


    OCR Scan
    DES-901 DEK-701* PDF

    Contextual Info: DS92LV1224 DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer Literature Number: SNLS189 DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer General Description Features The DS92LV1224 is a 300 to 660 Mb/s deserializer for high-speed unidirectional serial data transmission over FR-4


    Original
    DS92LV1224 DS92LV1224 SNLS189 10-bit PDF

    CY7C13X

    Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313
    Contextual Info: 311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with QDR -II ArchitecFeatures Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 300-MHz Clock for High Bandwidth


    Original
    311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 300-MHz CY7C1311V18/CY7C1313V18/CY7C1315V18 CY7C13X CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313 PDF

    DS92LV1023E

    Abstract: DS92LV1023EMQ DS92LV1224 MSA28
    Contextual Info: DS92LV1023E 30-66 MHz 10 Bit Bus LVDS Serializer General Description Features The DS92LV1023E is a 300 to 660 Mb/s serializer for highspeed unidirectional serial data transmission over FR-4 printed circuit board backplanes and balanced copper cables. It transforms a 10-bit wide parallel LVCMOS/LVTTL


    Original
    DS92LV1023E DS92LV1023E 10-bit CSP-9-111C2) CSP-9-111S2) CSP-9-111S2. DS92LV1023EMQ DS92LV1224 MSA28 PDF

    GS9000S

    Abstract: single chip converter for ntsc to sdi ic A-302 GS9000 GS9000B GS9000SCPJ GS9000SCTJ GS9005A GS9010A GS9015A
    Contextual Info: GENLINX GS9000S Serial Digital Decoder DATA SHEET DEVICE DESCRIPTION • fully compatible with SMPTE 259M • decodes 8 and 10 bit serial digital signals for data rates to 300 Mb/s The GS9000S is a CMOS integrated circuit specifically designed to deserialize SMPTE 259M serial digital signals


    Original
    GS9000S GS9000S 300Mbps. GS9000B GS9000 GS9005A GS9015A GS9010A single chip converter for ntsc to sdi ic A-302 GS9000 GS9000SCPJ GS9000SCTJ GS9015A PDF

    single chip converter for ntsc to sdi ic

    Abstract: GS9000S GS9000SCTJ GS9000SCPJ GS9005A GS9010A GS9015A A-302 GS9000 GS9000B
    Contextual Info: GENLINX GS9000S Serial Digital Decoder DATA SHEET DEVICE DESCRIPTION • fully compatible with SMPTE 259M • decodes 8 and 10 bit serial digital signals for data rates to 300 Mb/s The GS9000S is a CMOS integrated circuit specifically designed to deserialize SMPTE 259M serial digital signals


    Original
    GS9000S GS9000S 300Mbps. GS9000B GS9000 GS9005A GS9015A GS9010A single chip converter for ntsc to sdi ic GS9000SCTJ GS9000SCPJ GS9015A A-302 GS9000 PDF

    cd 7522

    Abstract: TM 1628 driver display BIT 3713 CMOS 4000 Series family databook detailed vfd circuit diagram for motor PLCC-64 ic 64 pin h8 ua 7522 H8/325 HP lcd connector 40 pin to 30 pin to 7 pin
    Contextual Info: H8/300/L F/C neu 30.10.1998 21:01 Uhr Page 2 N ov e mb e r H8/300 and H8/300L 8 - b i t m i c r o c o n t r o l l e r s 2 1 - 0 1 7 D 1 9 9 8 H8/300/L F/C neu 30.10.1998 20:42 Uhr Page 5 H8/300 and H8/300L 8 - b i t m i c r o c o n t r o l l e r s INDEX Introduction


    Original
    H8/300/L H8/300 H8/300L F-78148 E-28036 cd 7522 TM 1628 driver display BIT 3713 CMOS 4000 Series family databook detailed vfd circuit diagram for motor PLCC-64 ic 64 pin h8 ua 7522 H8/325 HP lcd connector 40 pin to 30 pin to 7 pin PDF

    DS92LV1023E

    Abstract: DS92LV1210 DS92LV1212 DS92LV1224 DS92LV1224TMSA MSA28
    Contextual Info: DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer General Description Features The DS92LV1224 is a 300 to 660 Mb/s deserializer for high-speed unidirectional serial data transmission over FR-4 printed circuit board backplanes and balanced copper cables. It receives the Bus LVDS serial data stream from a


    Original
    DS92LV1224 DS92LV1224 10-bit CSP-9-111C2) CSP-9-111S2) CSP-9-111S2. DS92LV1023E DS92LV1210 DS92LV1212 DS92LV1224TMSA MSA28 PDF