|
Contextual Info: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O LVC16500A ADVANCE INFORMATION DESCRIPTION: FEATURES: - Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
18-bitidt74lvc16500a250psmil-std-883+4200pf635mm-400clvc16500a
|
PDF
|
74LVC05
Abstract: 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14
Contextual Info: Selector Guide for ALVC/LVC Products the leading provider of high-performance logic. From single-gate to 32-bit, IDT is your source for ALVC/LVC logic. Today’s designers are developing the most challenging telecommunications, networking and PC products ever designed
|
Original
|
32-bitcompatibilit-785074lvc057400 datasheet 2-input nand gate+874lvc05alvc1g04transistor x1 pv 25inverter board design pv74alvc1g0474alvch2447400 nand gate series74alvc1g14
|
PDF
|
IDT74LVC16500A
Abstract: LVC16500A
Contextual Info: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O FEATURES: - Typical - ESD > 2000V per MIL-STD-883, Method 3015; - 0.635mm pitch S SO P , 0.50mm pitch T S S O P tsK o (Output Skew) < 250ps > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
18-bitvc16500a250psmil-std-883+7200pf635mmlvc16500as056-1s056-2s056-3idt74lvc16500a
|
PDF
|
S106B1
Abstract: IDT74LVC16500A LVC16500A SO56-2
Contextual Info: LVC16500A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O LVC16500A DESCRIPTION: FEATURES: – – Typical tSK 0 (Output Skew) < 250ps
|
Original
|
idt74lvc16500a18-bit250psmil-std-883+6200pf635mmlvc16500aso56-1s106b1so56-2
|
PDF
|
c 4554
Abstract: cmos 4554 IDT74LVC16500A LVC16500A SO56-2
Contextual Info: LVC16500A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O LVC16500A ADVANCE INFORMATION DESCRIPTION: FEATURES: – – Typical tSK 0 (Output Skew) < 250ps
|
Original
|
idt74lvc16500a18-bit250psmil-std-883+7200pf635mmlvc16500aso56-1c 4554cmos 4554so56-2
|
PDF
|
IDT74LVC16500A
Abstract: LVC16500A SO56-2
Contextual Info: LVC16500A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O LVC16500A DESCRIPTION: FEATURES: Typical tSK 0 (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015;
|
Original
|
idt74lvc16500a18-bit250psmil-std-883+5200pf635mmlvc16500aso56-1so56-2
|
PDF
|
6bl7
Contextual Info: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O LVC16500A ADVANCE INFORMATION DESCRIPTION: FEATURES: - Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
18-bit250psmil-std-883200pf+4635mmlvc16500aidt74lvc16500a6bl7
|
PDF
|