AA30
Abstract: AA34 AB30 M21110 PRBS MSB NCN30
Contextual Info: M21110 17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization Data Sheet Features - 4 Terminal Descriptions - 5 Specification Tables - 7 Functional Description - 17 Register Information - 21 Package Information - 28 World Wide Sales Companies - 37 21110-DSH-001-B, 3/27/03
|
Original
|
m2111021110-dsh-001-baa30aa34+3ab30prbs msbncn30
|
PDF
|
outp32
Abstract: M21130 AA30 AA34 AB30 OUTP23 NCN30
Contextual Info: M21130 68 x 68 3.2 Gbps Crosspoint Switch with Input Equalization Data Sheet Features - 4 Terminal Descriptions - 5 Specification Tables - 8 Functional Description - 17 Register Information - 20 Package Information - 25 World Wide Sales Companies - 34 21130-DSH-001-B, 3/27/03
|
Original
|
m2113021130-dsh-001-boutp32aa30+4aa34ab30outp23ncn30
|
PDF
|
AD9763
Abstract: AD9763AST AD9763-EB AWG2021
Contextual Info: a FEATURES 10-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 mHz Output: 75 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
10-bit48-leadad9763c00617a+4st-48ad9763astad9763-ebawg2021
|
PDF
|
48-PIN
Abstract: AD9709 AD9709AST AD9709-EB AWG2021
Contextual Info: a FEATURES 8-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 MHz Output = 66 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
48-leadad9709c3701st-48+448-pinad9709astad9709-ebawg2021
|
PDF
|
SAKC868-1RG
Abstract: POWER SUPLY PWM REGULATOR BLDC 8051 C501 C800 C868 C868-1R C868-1S P-TSSOP-38-1 SAF-C868-1RR
Contextual Info: D a t a S h e e t , V 1 . 0 , Ma y 2 0 0 3 C868 8-Bit Single-Chip Microcontroller Microcontrollers N e v e r s t o p t h i n k i n g . Edition 2003-05 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany Infineon Technologies AG 2003.
|
Original
|
d-81541tssop-38-1sakc868-1rgpower suply pwm regulator+8bldc 8051c501c800c868c868-1rc868-1sp-tssop-38-1saf-c868-1rr
|
PDF
|
SMA200UP
Abstract: AD9767-EBZ
Contextual Info: FEATURES FUNCTIONAL BLOCK DIAGRAM 10-/12-/14-bit dual transmit digital-to-analog converters DACs 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc Excellent gain and offset matching: 0.1% Fully independent or single-resistor gain control
|
Original
|
10-/12-/14-bitad9763/ad9765/ad976748-leadad9763/+4ad9765/ad9767sma200upad9767-ebz
|
PDF
|
L510B
Abstract: L61A L110 L111 l413 l812 L410A L77A L711B L713
Contextual Info: Appl i cat i o n N ot e Designing High-Speed ATM Switch Fabrics by Using Actel FPGAs The recent upsurge of interest in Asynchronous Transfer Mode ATM is based on the recognition that it represents a new level of both speed and simplification in telecommunication networks. The most significant
|
Original
|
outp10outp11outp12padoutp13+12padoutp14padoutp15l510bl61al110l111l413l812l410al77al711bl713
|
PDF
|
41a hall sensor
Abstract: C800 C868 C868-1R C868-1S P-TSSOP-38-1 SAF-C868-1RG SAF-C868-1RR SAF-C868-1SR T12-R
Contextual Info: User’s Manual, V 1.0, January 2003 C868 8 - Bit CMOS Microcontroller Microcontrollers N e v e r s t o p t h i n k i n g . Edition 2003-01 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany Infineon Technologies AG 2003.
|
Original
|
d-8154141a hall sensorc800c868+7c868-1rc868-1sp-tssop-38-1saf-c868-1rgsaf-c868-1rrsaf-c868-1srt12-r
|
PDF
|
SMA200UP
Abstract: db3p1 INP32 ad8055 T1-1TCUP AD9763 AD9765 AD9767
Contextual Info: 10-/12-/14-Bit, 125 MSPS Dual TxDAC+ Digital-to-Analog Converters AD9763/AD9765/AD9767 FEATURES FUNCTIONAL BLOCK DIAGRAM 10-/12-/14-bit dual transmit digital-to-analog converters DACs 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc
|
Original
|
10-/12-/14-bitad9763/ad9765/ad976748-leadsma200up+7db3p1inp32ad8055t1-1tcupad9763ad9765ad9767
|
PDF
|
AD8047
Abstract: AD9763 AWG2021
Contextual Info: 10-Bit, 125 MSPS Dual TxDAC+ Digital-to-Analog Converter AD9763 FUNCTIONAL BLOCK DIAGRAM 10-bit dual transmit DAC 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc Excellent gain and offset matching: 0.1% Fully independent or single resistor gain control
|
Original
|
10-bitad976348-leadad9763astrl+5ad9763astzad9763astzrl1ad9763-ebad8047awg2021
|
PDF
|
EMP7128
Abstract: ra8b M5237L nec 157c TLR124 UPD424260-70 ra5b max232 application CC112 CTLD8
Contextual Info: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid
|
Original
|
emp7128ra8bm5237lnec 157c+6tlr124upd424260-70ra5bmax232 applicationcc112ctld8
|
PDF
|
SAF-C868A-1SG
Contextual Info: User’s Manua l, V 0.2 , Septem ber 2002 C868 8 - Bit CMOS Microcontroller M i c r o c o n t ro l le r s N e v e r s t o p t h i n k i n g . Edition 2002-09 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany Infineon Technologies AG 2002.
|
Original
|
d-81541saf-c868a-1sg |
PDF
|
PAL16L8 programming algorithm
Abstract: Intel N85C224 EP330 P85C220 n85c220 PAL20L8 programming specifications 16v8 programming IC PALCE16 palc20r 20V8
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-1008sc224-10085c220+1185c224pal16l8 programming algorithmintel n85c224ep330p85c220n85c220pal20l8 programming specifications16v8 programmingic palce16palc20r20v8
|
PDF
|
PAL16L8 programming algorithm
Abstract: N85C220 85C220 pal16r8 programming algorithm 85C224-66 D85C220-66 intel PLD d85c220 gal 16v8 programming algorithm
Contextual Info: in te i 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TS0 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10085c220+985c224pal16l8 programming algorithmn85c220pal16r8 programming algorithm85c224-66d85c220-66intel pldd85c220gal 16v8 programming algorithm
|
PDF
|
|
|
|
Contextual Info: 10-/12-/14-Bit, 125 MSPS Dual TxDAC+ Digital-to-Analog Converters AD9763/AD9765/AD9767 FEATURES FUNCTIONAL BLOCK DIAGRAM 10-/12-/14-bit dual transmit digital-to-analog converters DACs 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc
|
Original
|
10-/12-/14-bitad9763/ad9765/ad976748-leadad9763/+2ad9765/ad9767
|
PDF
|
AD9767
Abstract: AD9767AST AD9767-EB
Contextual Info: a FEATURES 14-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 82 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
14-bit48-leadad9767updaad9767+2ad9767astad9767-eb
|
PDF
|
C8380
Abstract: AD804 AD9765 AD97651 AD9765AST AD9765-EB
Contextual Info: a FEATURES 12-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 MHz Output: 75 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
12-bit48-leadad9765c8380+4ad804ad97651ad9765astad9765-eb
|
PDF
|
|
Contextual Info: a Preliminary Technical Data FEATURES 8-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 67 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference
|
Original
|
48-leadad9709st-48 |
PDF
|
schematic diagram ac 150 kva generator
Abstract: SAMI Star LTV 236 wq Circuit Diagram of Fan Speed Control with potenti ALLEN-BRADLEY POTENTIOMETER 81E intel 8085 microprocessor stromberg 800 kva inverter circuit diagrams SEMICONDUCTORS GENERAL CATALOG TRANSISTORS THYRISTORS DIODES LEDS Diode Thyristor 800 kva inverter diagrams
Contextual Info: Aiien-Bradiey Bulletin 1350 Adjustable Frequency AC Motor Drives by Stromberg Instruction and Maintenance Manual For Bulletin 1350 Non-Regenerative Drive sizes: 50 KVA to 1000 KVA @ 460V AC 58 KVA to 1340 KVA @ 575V AC TABLE OF CONTENTS SECTION LIST OF TITLE
|
OCR Scan
|
schematic diagram ac 150 kva generatorsami starltv 236 wqcircuit diagram of fan speed control with potenti+6allen-bradley potentiometer 81eintel 8085 microprocessorstromberg800 kva inverter circuit diagramssemiconductors general catalog transistors thyristors diodes leds diode thyristor800 kva inverter diagrams
|
PDF
|
L510B
Abstract: l815 l73a L61A L713 L-612 L814 l812 L313A AC105
Contextual Info: Application Note AC105 Designing High-Speed ATM Switch Fabrics by Using Actel FPGAs The recent upsurge of interest in Asynchronous Transfer Mode ATM is based on the recognition that it represents a new level of both speed and simplification in telecommunication networks. The most significant
|
Original
|
ac105outp11outp10outp12+12padoutp13padoutp14padoutp15l510bl815l73al61al713l-612l814l812l313a
|
PDF
|
mod 8 ring counter using JK flip flop
Abstract: ega to vga circuits q 1257 5v constant power supply lob transistor BR 8772 BR 8050 D 555 design guide BT 4840 CD 4081 Cmos 2 input and gate IC cell phones
Contextual Info: MF1567-01 STANDARD CELL / EMBEDDED ARRAY S1K70000 / S1X70000 Series 5V Tolerant DESIGN GUIDE NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
|
Original
|
mf1567-01s1k70000s1x70000mod 8 ring counter using jk flip flop+9ega to vga circuitsq 12575v constant power supply lobtransistor br 8772br 8050 d555 design guidebt 4840cd 4081 cmos 2 input and gate iccell phones
|
PDF
|
T1-1TCUP
Abstract: SMA200UP AD9709 DS90LV048B
Contextual Info: 8-Bit, 125 MSPS, Dual TxDAC+ Digital-to-Analog Converter AD9709 FEATURES FUNCTIONAL BLOCK DIAGRAM 8-bit dual transmit digital-to-analog converter DAC 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 66 dBc Excellent gain and offset matching: 0.1%
|
Original
|
ad970948-leadms-026-bbc51706-a+7st-48ad9709astzad9709astzrl1ad9709-ebz1t1-1tcupsma200upds90lv048b
|
PDF
|
92x79
Abstract: 5304 POWER SUPPLY IC driver cicuit diagram transistor BCA 308 computer schematic power supply circuit diagram circuit design truth table NAND gate 74 epson 2480 manual ic configuration of xnor gates PCB design guide
Contextual Info: GATE ARRAY S1L35000 Series DESIGN GUIDE S1L35000 Series DESIGN GUIDE st issue March,2000 D May, 2001 in Japan C A MF924-02 NOTICE No part of this material may be reproduced or duplicated in any from or by any means without the written permission of EPSON. EPSON reserves the right to make changes to this material without
|
Original
|
s1l35000mf924-0292x795304 power supply ic+8driver cicuit diagramtransistor bca 308computer schematic power supply circuit diagramcircuit designtruth table nand gate 74epson 2480 manualic configuration of xnor gatespcb design guide
|
PDF
|
C3582a-0-2
Abstract: AD9763 AD9763AST AD9763-EB AWG2021 transmission line transformer
Contextual Info: a FEATURES 10-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 78 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
10-bit48-leadad9763updaad9763+5c3582a-0-2ad9763astad9763-ebawg2021transmission line transformer
|
PDF
|