HSTL16919 Search Results
HSTL16919 Datasheets (6)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| HSTL16919 | Philips Semiconductors | 9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor | Original | 66.43KB | 8 | ||
| HSTL16919 | Texas Instruments | 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS | Original | 123.42KB | 8 | ||
| HSTL16919DGG | Philips Semiconductors | 9-bit to 18-bit HSTL to LVTTL memory address latch with 12kOhm pull-up resistor | Original | 63.82KB | 8 | ||
| HSTL16919DGG,112 | Philips Semiconductors | Logic - Latches, Integrated Circuits (ICs), IC MEMORY ADDRESS LATCH 48TSSOP | Original | 8 | |||
| HSTL16919DGG,118 | Philips Semiconductors | Logic - Latches, Integrated Circuits (ICs), IC MEMORY ADDRESS LATCH 48TSSOP | Original | 8 | |||
| HSTL16919DGG-T | Philips Semiconductors | IC LATCH TRANSPARENT 9-Bit D-TYPE 48TSSOP | Original | 66.5KB | 8 |
HSTL16919 Price and Stock
Texas Instruments SN74HSTL16919DGGRD Flip-Flop, TTL/H/L Series, 1-Func, Positive Edge Triggered, 9-Bit, True Output, PDSO48 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SN74HSTL16919DGGR | 10,000 | 1 |
|
Buy Now | ||||||
Texas Instruments 74HSTL16919DGGRE4D Flip-Flop, TTL/H/L Series, 1-Func, Positive Edge Triggered, 9-Bit, True Output, PDSO48 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74HSTL16919DGGRE4 | 8,076 |
|
Get Quote | |||||||
Texas Instruments 74HSTL16919DGGRG4D Flip-Flop, TTL/H/L Series, 1-Func, Positive Edge Triggered, 9-Bit, True Output, PDSO48 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74HSTL16919DGGRG4 | 6,769 |
|
Get Quote | |||||||
HSTL16919 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
A114
Abstract: HSTL16919 HSTL16919DGG JESD22 JESD78 TSSOP48
|
Original |
hstl1691918-biticl03jesd22+4 | |
A114
Abstract: HSTL16919 HSTL16919DGG JESD22 JESD78 TSSOP48
|
Original |
hstl1691918-bitjesd22a114+3 | |
Latch up test JESD78Contextual Info: INTEGRATED CIRCUITS HSTL16919 9-bit to 18-bit HSTL to LVTTL memory address latch with 12k ohm pull-up resistor Product data Philips Semiconductors 2001 Jul 12 Philips Semiconductors Product data 9-bit to 18-bit HSTL to LVTTL memory address latch with 12k ohm pull-up resistor |
Original |
hstl1691918-bitjesd22latch up test jesd78 | |
15-V
Abstract: A115-A C101 SN74HSTL16919
|
Original |
sn74hstl1691918-bitsces348000-v+4 | |
|
Contextual Info: HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications |
Original |
sn74hstl1691918-bitsces348000-v+2 | |
DDR2 SSTL class
Abstract: SSTL_18 DDR1-400 DDR2 SDRAM with SSTL_18 interface TVSOP-48 SSTL-18 PCK2059 SSTV16857 DDR200 hp SSTU32866
|
Original |
pc100pc133pck2509pck2510+15 | |
|
Contextual Info: HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications |
Original |
sn74hstl1691918-bitsces348000-v+3 | |
BUK2114
Abstract: BUK2114-50SYTS saa7117 SAA7136E MPSA92 168 saa7136 buk2914-50syts TDA8920BTH bu4508dx KMZ52
|
Original |
1n41481n45311n47xxa1ps10sb62+16 | |
15-V
Abstract: A115-A C101 SN74HSTL16919
|
Original |
sn74hstl1691918-bitsces348000-v+4 | |
|
Contextual Info: HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications |
Original |
sn74hstl1691918-bitsces348000-v+2 | |
15-V
Abstract: A115-A C101 SN74HSTL16919
|
Original |
sn74hstl1691918-bitsces348000-v+4 | |
74hc273
Abstract: 74hct273 74HCT390 3Gxxx hef4750 hef4066 toshiba datecode 74HC4520 dual sot363 marking code dp 74f3037
|
Original |
hef4000mb224516-bitmb2543+11 | |
|
Contextual Info: HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications |
Original |
sn74hstl1691918-bitsces348000-v+2 | |
SN74HSTL16919
Abstract: 15-V A115-A C101
|
Original |
sn74hstl1691918-bitsces348000-v+4 | |
|
|
|||
|
Contextual Info: HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications |
Original |
sn74hstl1691918-bitsces348000-v+2 | |