Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    GTS FC Search Results

    GTS FC Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    flyback pfc using voltage mode control pwm

    Abstract: filter stage flyback flyback pfc schematic diagram flyback converter flyback pfc operate in ccm
    Contextual Info: NCP1927 Combination Power Factor Correction Controller and Flyback Controller for Flat Panel TVs MARKING DIAGRAM POVUV IENABLE PFB PSKIP Shutdown PDRV PControl PCT PZCD SOIC−16 CASE 751B A WL Y WW G VCC FDRV GND PCS FFB GTS FCS = Assembly Location = Wafer Lot


    Original
    ncp1927ncp1927/dflyback pfc using voltage mode control pwmfilter stage flyback+3flyback pfcschematic diagram flyback converterflyback pfc operate in ccm PDF

    PPI0000489

    Abstract: PPI0001619
    Contextual Info: Product Detail Page Direct Links Page 1 of 2 . Start > Search=PPI0000489* > PPI0000489 PPI0000489 Cross Reference Assistant Add to Favorites RoHS/LF P/N search Document & Drawing search PPI0000489 Application tooling Services GTS-1 female 0.64 mm terminal


    Original
    ppi0000489ppi0001ppi0001619 PDF

    Contextual Info: Product Detail Page Direct Links Page 1 of 2 . Start > Search=PPI0000597* > PPI0000597 PPI0000597 Cross Reference Assistant Add to Favorites RoHS/LF P/N search Document & Drawing search PPI0000597 Application tooling Services GTS-3 female 1.5 mm terminal


    Original
    ppi0000597f251000ppi0000 PDF

    Contextual Info: Product Detail Page Direct Links Page 1 of 2 . > 260CC1S1120 Start > Search=260CC1S1120* 260CC1S1120 Cross Reference Assistant Ad RoHS/LF P/N search Document & Drawing search 260CC1S1120 Application tooling Services GTS-3 female 0.64 mm terminal . Email Datasheet


    Original
    260cc1s1120 PDF

    Contextual Info: Product Detail Page Direct Link Page 1 of 1 . Cross reference RoHS/LF P/N Search Customer drawing search Start > Search=F112300* > F112300 F112300 F112300 : GTS-2 Female 1.5 mm Terminal Assistant Email Datasheet 3D model search Print Datasheet FCI Brings You More


    Original
    f112300 PDF

    GTS FC-22

    Abstract: GTS FC-518LS circuit diagram gts fc-518ls
    Contextual Info: NCP1927 Combination Power Factor Correction Controller and Flyback Controller for Flat Panel TVs MARKING DIAGRAM POVUV IENABLE PFB PSKIP Shutdown PDRV PControl PCT PZCD SOIC−16 CASE 751B A WL Y WW G VCC FDRV GND PCS FFB GTS FCS = Assembly Location = Wafer Lot


    Original
    ncp1927ncp1927/dgts fc-22gts fc-518ls circuit diagram+1gts fc-518ls PDF

    PPI0001484

    Abstract: ppi0001483
    Contextual Info: Product Detail Page Direct Links Page 1 of 2 . Start > Search=PPI0001483* > PPI0001483 PPI0001483 Cross Reference Assistant Add to Favorites RoHS/LF P/N search Document & Drawing search PPI0001483 Application tooling Services GTS-2 female 1.5 mm terminal


    Original
    ppi0001483ppi0001ppi0001484 PDF

    HA 11719

    Abstract: S028 ST5092 ST5092AD ST5092ADTR ST5092TQFP ST5092TQFPTR TQFP44 tdmz vlt 2800
    Contextual Info: S G S -T H O M S O N _ _ RS]D gtS iilL[l TnS®CaiD©© ST5092 2.7V SUPPLY 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-END PRO DU CT PREVIEW FEATURES: Complete CODEC and FILTER system including: . 14 BIT LINEAR ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS.


    OCR Scan
    st509214-bitduring1807clclli3+10ete37ha 11719s028st5092adst5092adtrst5092tqfpst5092tqfptrtqfp44tdmzvlt 2800 PDF

    03P4MF

    Abstract: nec scr 1031454
    Contextual Info: NEC m = * T i\ r x zf— .r A S • 5/— h* Thyristor 03P4MF 0 .3 A " E -;u F S C R 03P4MF li, ^FJéj^>«SiE0.3 A « P r - l - M W i - ^ V, m 0 i l L h°— ? K SCR # # f ë ^ mm I 5.2 M AX. i 7 l l ± t ì 400 V T'1-„ it DO.5 o I GTS 1 0 0 ¿/A i o


    OCR Scan
    03p4mful94v-onec scr1031454 PDF

    JASO D001 94

    Abstract: JASO-D001 TMII tdk ce series Jaso J 140 N mais jaso D001-94
    Contextual Info: P r o d u c t U p d a t e F i l e High-Durability Digital Output Type Gear-tooth Sensors with Differential Hall ICs GTS Series -twato» ; l'5] o a * ;i* ^iRlÈPfim^W^MBSKÎiTmSWjaMo MMÈÜS ÄiftW-WÄÄttKJbÄiWÄÄffiiäiiTÄiilftSlSii. <i * « * « « « * i# w ii« » w ii^ a iT * W Ä a H w. *r


    OCR Scan
    s00rpmbik50rpmbt-40sj1501c+1110hzs20khz500/is/div500jus/divjaso d001 94jaso-d001tmiitdk ce seriesjaso j 140 nmaisjaso d001-94 PDF

    XC9536-7

    Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5
    Contextual Info:  XC9536 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • fCNT to 100 MHz • 36 macrocells with 800 usable gates • Up to 34 user I/O pins • 5 V in-system programmable (ISP)


    Original
    xc953636v1844-pinxc9536f+5xc9536-7xc9500xc9536-10xc9536-15xc9536-5 PDF

    Contextual Info: HXILINX XC9536 In-System Programmable CPLD January, 1997 Version 1.0 Preliminary Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT ^ MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan
    xc953636v18programmabl53644-pin+1xc9536f PDF

    Contextual Info: flX IU N X XC9536 In-System Programmable CPLD October 29, 1997 Version 2.0 Product Specification Features Power Management 5 ns pin-to-pin logic delays on all pins • • • • • • • • • • • • • fcNT to MHz 36 macrocells with 800 usable gates


    OCR Scan
    xc953636v1844-pin PDF

    XC9536

    Abstract: XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp
    Contextual Info: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original
    xc953636v18xc9536-6xc9536-7+5xc9500xc9536-10xc9536-15xc9536-5xc9536 44 pin vqfp PDF

    XC95144

    Abstract: XC95144-10PQ100I PQ100 PQ160 TQ100 XC9500 XC95144-10PQ160I XC95144-15TQ100C
    Contextual Info: XC95144 In-System Programmable CPLD R DS067 v5.3 February 16, 2004 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins


    Original
    xc95144ds06736v18pq160+6xc95144-10pq100ipq100tq100xc9500xc95144-10pq160ixc95144-15tq100c PDF

    PC84 84-Pin Plastic Leaded Chip Carrier

    Abstract: XC9572 PC84 PC84 XC9500 XC9572 PC84 84-Pin Plastic Leaded Chip Carrier PLCC
    Contextual Info:  XC9572 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Description • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 72 macrocells with 1,600 usable gates • Up to 72 user I/O pins • 5 V in-system programmable (ISP)


    Original
    xc957236v1884-pinpq100+8100-pintq100xc9572fpc84 84-pin plastic leaded chip carrierxc9572 pc84pc84xc9500pc84 84-pin plastic leaded chip carrier plcc PDF

    9536

    Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
    Contextual Info: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original
    xc953636v189536xc9500+5xc9536-10xc9536-15xc9536-5xc9536-6xc9536-7 PDF

    XC9536

    Abstract: XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7 95xxx xc9536 44 pin vqfp XC9536-10PC44
    Contextual Info: XC9536 In-System Programmable CPLD R DS064 v6.1 August 21, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original
    xc9536ds06436v18xc9500+8xc9536-10xc9536-15xc9536-5xc9536-6xc9536-795xxxxc9536 44 pin vqfpxc9536-10pc44 PDF

    XC95144-15TQ100C

    Contextual Info: XC95144 In-System Programmable CPLD R DS067 v5.4 April 15, 2005 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins 5V in-system programmable


    Original
    xc95144ds06736v18pq160+1xc95144-15tq100c PDF

    xc9572 data sheet

    Abstract: PC84 84-Pin Plastic Leaded Chip Carrier PC84 PQ100 XC9500 XC9572 PC84C xc9572-15
    Contextual Info: XC9572 In-System Programmable CPLD October 28, 1997 Version 2.0 3* Features • • • • • • • • • • • • • • • • • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz 72 macrocells with 1,600 usable gates Up to 72 user I/O pins


    Original
    xc957236v18pq100tq100+944-pin84-pin100-pinxc9572 data sheetpc84 84-pin plastic leaded chip carrierpc84xc9500pc84cxc9572-15 PDF

    Contextual Info: flX IU N X XC95106 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to ^2.5 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins


    OCR Scan
    xc9510636v1884-pin100-pin+5160-pinpq100tq100pq160xc95108 PDF

    XC9572

    Abstract: XC9572 Family PC84 PQ100 XC9500 xc9572 tq100
    Contextual Info: 1 XC9572 In-System Programmable CPLD  December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins


    Original
    xc957236v1844-pin84-pin+7100-pinpq100tq100xc9572 familypc84xc9500xc9572 tq100 PDF

    XC9572

    Abstract: PC84 PQ100 XC9500
    Contextual Info: 1 XC9572 In-System Programmable CPLD  December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins


    Original
    xc957236v1844-pin84-pin+5100-pinpq100tq100pc84xc9500 PDF

    XC9536-10PC44C

    Contextual Info: XC9536 In-System Programmable CPLD R DS064 v6.0 June 18, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original
    xc9536ds06436v18xc9536-10pc44c PDF