FULLFLEX18 Search Results
FULLFLEX18 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
FullFlex36Contextual Info: PRELIMINARY FullFlex72, FullFlex36, and FullFlex18 Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) |
Original |
fullflex72fullflex36fullflex1836-gb/s+5 | |
BE5L
Abstract: CYD18S18V18 CYD09S36V18 CYD18S36V18 SKR 175 FullFlex36
|
Original |
be5lcyd18s18v18cyd09s36v18cyd18s36v18+2 | |
FullFlex36Contextual Info: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: PRELIMINARY FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+4 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+4 | |
FullFlex36
Abstract: CYDXXS36V18 400 OHM RESISTOR DQ67
|
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+6 | |
CYD18S18V18
Abstract: FullFlex36 CYD09S36V18 CYD18S36V18 ARRAY VCSEL
|
Original |
36-gb/s484-ball256-ballfullflex72+8 | |
FullFlex36Contextual Info: PRELIMINARY FullFlex Synchronous SDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with Single Data Rate SDR operation on each port — SDR interface at 250 MHz |
Original |
36-gb/s484-ball256-ballfullflex72+7 | |
TMS 1070 NL
Abstract: BE5L NA820 str 350-430 FullFlex36 CYD04S18V18 CYD36S18V18-133BGI CYD36S36V18-133BGI CYD36S72V18-133BGI tca 780
|
Original |
36-gb/s484-ball256-ballfullflex72+13 | |
FullFlex36
Abstract: 2BE6
|
Original |
36-gb/s6mx1836mx72cydd36s72v18+2 | |
DQ12-DQ15
Abstract: CYDXXS36V18 16-SD FullFlex36
|
Original |
18-mbit36-mbitcydxxs36v18cydxxs18v18+7 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1872-bit+3 | |
|
|
|||
FullFlex36
Abstract: TMS 1070 NL
|
Original |
36-gb/s484-ball256-ballfullflex72+8 | |
FullFlex36
Abstract: DQ67L CYD18S72V18
|
Original |
18-mbit36-mbitfullflex7272-bit+3 | |
FullFlex36
Abstract: CYD04S36V18 CYD09S36V18 CYD18S18V18 CYD18S36V18
|
Original |
72-bit484-ball256-ballfullflex72+9 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1872-bit+3 | |
CYD18S18V18-200BBAXI
Abstract: FullFlex36 CYD36S18V18-167BGXI
|
Original |
fullflex7272-bitcyd18s18v18-200bbaxifullflex36+1 | |
FullFlex36
Abstract: TMS 1070 NL
|
Original |
36-gb/s6mx1836mx72cydd36s72v18+2 | |
BE5L
Abstract: FullFlex36 680nA TMS 1070 NL M/CYDD09S72V18
|
Original |
36-gb/s6mx72cydd36s72v18be5l+4 | |
FullFlex36
Abstract: CYD09S36V18 CYD18S18V18 CYD18S36V18
|
Original |
72-bit18-mbit36-mbitfullflex36+3 | |
TMS 1070 NL
Abstract: CYD09S18V18-167BBXC CYD09S36V18 CYD18S36V18 CYD04S18V18-200BBXC FullFlex36
|
Original |
36-gb/s484-ball256-ballfullflex72+9 | |
FullFlex36Contextual Info: PRELIMINARY FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+4 | |