Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLIP-FLOPS 7474 Search Results

    FLIP-FLOPS 7474 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC4013BP
    Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, D-Type Flip-Flop, DIP14 Datasheet
    TC7WZ74FK
    Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-765 (US8), -40 to 125 degC Datasheet
    TC7WH74FU
    Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-505 (SM8), -40 to 125 degC Datasheet
    TC7WZ74FU
    Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-505 (SM8), -40 to 125 degC Datasheet
    TC7W74FU
    Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-505 (SM8), -40 to 85 degC Datasheet

    FLIP-FLOPS 7474 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    TTL 7474

    Abstract: 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 74574 7474 D flip-flop 8XC660
    Contextual Info: Signetics 7474, LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and Q outputs.


    OCR Scan
    1n9161n3064500nsttl 7474+97474 pin configuration7474 d flip-flop circuit diagrampin diagram of 747474747474 pin diagramls74a745747474 d flip-flop8xc660 PDF

    7474 pin out diagram

    Abstract: TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 pin configuration 7474 7474 ttl Flip-Flops 7474 pin diagram of 7474
    Contextual Info: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and 5 outputs.


    OCR Scan
    ls74a500ns1n9161n3064+107474 pin out diagramttl 74747474 d flip-flop circuit diagram74ls74a pin out configurationspecifications 74747474 pin configuration74747474 ttlflip-flops 7474pin diagram of 7474 PDF

    5474DMQB

    Abstract: 5474FMQB DM5474J DM5474W DM7474 DM7474M DM7474N J14A M14A N14A
    Contextual Info: R C H U - P S E M IC O N D U C T O R tm DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains tw o independent positive-edge-triggered D flip-flops w ith com plem entary o ut­


    OCR Scan
    dm7474q75t014-leaddm7474n+85474fmqbdm5474w5474dmqbdm5474jdm7474mj14am14an14a PDF

    TTL 7474

    Abstract: 7474 pin out diagram 7474 D flip-flop circuit diagram 7474 7474 D flip-flop pin diagram of 7474 74LS74A pin out configuration 7474 j-k flip flop 7474 pin configuration pin configuration of d flip flip 7474
    Contextual Info: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION Th e '7 4 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, S et and R eset inputs; also com ­ plem entary Q and Q outputs.


    OCR Scan
    ls74a1n9161n3064500ns+10ttl 74747474 pin out diagram7474 d flip-flop circuit diagram74747474 d flip-floppin diagram of 747474ls74a pin out configuration7474 j-k flip flop7474 pin configurationpin configuration of d flip flip 7474 PDF

    ic D flip flop 7474

    Abstract: T flip flop IC JK flip flop IC ic 7474 features of ic 7474 7474 j-k flip flop pin IC 7474 d flip flop 7474 7474 jk flip flop ic 7474 truth table
    Contextual Info: INTEGRATED CIRCUITS TTL DUAL JK M A S T E R /S L A V E FLIP FLOP PIN CONNECTION GENERAL DESCRIPTION T O P VIEW The flip flops described herein are TTI, T ra ns is to r-T ra ns is to r Logic dual ]K Ma ster/Slave flip flops. A s y n c h r o r o u s CLEAR in p ut s are provided


    OCR Scan
    ic d flip flop 7474t flip flop icjk flip flop icic 7474+6features of ic 74747474 j-k flip floppin ic 7474d flip flop 74747474 jk flip flop ic7474 truth table PDF

    pin DIAGRAM OF IC 7474

    Abstract: ic 7474 pin diagram 7474 ic pin configuration IC 7474 pin configuration pin IC 7474 logic ic 7474 pin diagram 74s74n ic 7474 pin configuration of 7474 ic IC 7474 flipflop
    Contextual Info: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION T h e '7 4 is a dual positive edge-triggered D -type flip-flop featuring individual D ata, Clock, S et and R eset inputs; also com ­ plem entary Q and G outputs.


    OCR Scan
    ls74a500ns1n9161n3064+10pin diagram of ic 7474ic 7474 pin diagram7474 ic pin configurationic 7474 pin configurationpin ic 7474logic ic 7474 pin diagram74s74nic 7474pin configuration of 7474 icic 7474 flipflop PDF

    7474 D flip-flop circuit diagram

    Abstract: 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a
    Contextual Info: 7474, LS74A, S74 Signetjcs Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION T h e '7 4 is a dual positive edge-triggered D -type flip-flop featuring individual D ata, Clock, S e t and R eset inputs; also com ­ plem entary Q and Ü outputs.


    OCR Scan
    ls74a1n9161n3064500ns+77474 d flip-flop circuit diagram7474 d flip-flop7474 ls7474ls 747474s7474ls74a PDF

    ic 356

    Abstract: DM7474N 5474DMQB 5474FMQB DM5474J DM5474W DM7474 DM7474M J14A M14A
    Contextual Info: S E M IC O N D U C T O R tm DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains tw o independent positive-edge-triggered D flip-flops with com plem entary o ut­ puts. T he inform ation on the D input is accepted by the


    OCR Scan
    dm747414-leaddm7474n5474fmqb+7dm5474wic 3565474dmqbdm5474jdm7474mj14am14a PDF

    5474DMQB

    Abstract: 5474FMQB DM5474J DM5474W DM7474M DM7474N J14A M14A N14A F 6526
    Contextual Info: June 1989 Semiconductor 5474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device co nta in s tw o independent p ositive-edge-trig­ gered D flip-flo p s w ith com plem entary outputs. The inform a­


    OCR Scan
    5474/dm5474/dm74745474dmqb5474fmqbdm5474j+7dm5474wdm7474mdm7474nj14am14an14af 6526 PDF

    F7474PC

    Abstract: 74ls74d 7474 pin out diagram ic 7474 pin diagram 74H74D 7474PC IC 74LS74 pin IC 7474 74LS74PC IC 7474 flipflop
    Contextual Info: 74 C O N N E C T IO N DIAGRAM S P IN O U T A 54/7474 < ? / / 6 ' \/54H/74H74 t f e. j w w^4S/74S74 £>/, o 'b, U34LS/74LS74 ^ ^ < - 3 ^ — "Si / / DUAL D-TYPE POSITIVE ED G e"TRIGGERED FLIP-FLOP P IN O U T B DESCRIPTIO N — The ’74 devices are dual D-type flip-flops with Direct C le a r


    OCR Scan
    \/54h/74h744s/74s7434ls/74ls7454/74h+1254/74s54/74lsf7474pc74ls74d7474 pin out diagramic 7474 pin diagram74h74d7474pcic 74ls74pin ic 747474ls74pcic 7474 flipflop PDF

    7474N

    Abstract: FJJ131 FJJ131A FJJ136
    Contextual Info: Fill31 FJJI3IA FJJI36 T.T.L. EDGE-TRIGGERED DUAL D-TYPE FLIP-FLOPS Correspond to 74 Series types 7474N, 6474M T ENTATIVE DATA T h ese d evices a r e tr a n s is to r - tr a n s is to r logic e d g e -trig g e re d dual D -type flip -flo p s, w ith d ire c t, c le a r and p r e s e t inputs and com plem entary Q and


    OCR Scan
    fill317474nfjj131fjj136+4type6474no-11614-leadfjj131a PDF

    7474 truth table

    Abstract: 7474 D flip-flop circuit diagram 7474 ttl 7474 7474 D flip-flop Flip-Flop 7470 of 7474 of d 9N74 7474 ttl d 7474
    Contextual Info: F A IRC H ILD TTL/SSI • 9N74/5474, 7474 DUAL D TYPE EDGE TRIG G ER E D FLIP-FLOP / D E S C R IP T IO N — The 9N 74/5474, 74 74 are edge triggered dual D type flip-flops with direct clear and preset inputs and both Q and Q outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. They are designed for use in medium to high speed


    OCR Scan
    9n74/54749n70/54707474 truth table7474 d flip-flop circuit diagram+87474ttl 74747474 d flip-flopflip-flop 7470of 7474 of d9n747474 ttld 7474 PDF

    Contextual Info: SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74 DUAL D TYPE POSITIVE-EDGE-TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR D E C E M B E R 1983 - R E V IS E D M A R C H 19B8 Package Options Include Plastic "Sm all Outline" Packages, Ceramic Chip Carriers


    OCR Scan
    sn5474sn54ls74asn54s74sn7474+2sn74ls74asn74s74 PDF

    7474N

    Abstract: 7474N TTL FJJ121 FJJ131 FJJ131A FJJ136 to74
    Contextual Info: Fill31 FJJI3IA FJJI36 T.T.L. E D G E -T R IG G E R E D D U A L D-TYPE FLIP-FLOPS Correspond to 74 Series types 7474N, 6474M T ENTATIVE DATA T h ese d evices a r e tr a n s is to r - tr a n s is to r logic e d g e -trig g e re d dual D -type flip -flo p s, w ith d ire c t, c le a r and p r e s e t inputs and com plem entary Q and


    OCR Scan
    fill317474nfjj131fjj136+7type6474no-11614-leadfjj131a7474n ttlfjj121to74 PDF

    FZH115B

    Abstract: fzh261 FZK105 FZH131 FZJ111 FZH115 FZH205 Multiplexer IC 74151 FZH265B 74LS104
    Contextual Info: Digital I.C.s, 74INTEGRATED CIRCUITS DIGITAL TTL, 74LS & 74HC Series Quad 2-input NAND gate Quad 2-input NAND gate, open collector Quad 2-input NOR gate Quad 2-input NOR gate, open collector Hex inverter Hex inverter, O/C collector Hex inverter, Buffer 30V O/P


    Original
    74integratedline-to-10150ns16-dil+1318-pin250ns300nsfzh115bfzh261fzk105fzh131fzj111fzh115fzh205multiplexer ic 74151fzh265b74ls104 PDF

    7404 not gate ic

    Abstract: data sheet IC 7408 IC data sheet 7402, 7404, 7408, 7432, 7400 ic D flip flop 7474 7493 binary counter data sheet IC 7432 pin DIAGRAM OF IC 7474 pin DIAGRAM OF IC 7408 ic 7408 AND GATE IC WORKING pin DIAGRAM OF IC 7486
    Contextual Info: GT-6144 Graphics Terminal Kit The GT-6144 Graphics Terminal Kit is a low cost graphics display unit designed to display 96 lines of 64 small rectangles per line on a standard video monitor or a slightly modified television set. The SWTPC GT-6144 can be connected to most computer systems on the market


    Original
    gt-61441n914k9ts-460q7404 not gate ic+9data sheet ic 7408ic data sheet 7402, 7404, 7408, 7432, 7400ic d flip flop 74747493 binary counterdata sheet ic 7432pin diagram of ic 7474pin diagram of ic 7408ic 7408 and gate ic workingpin diagram of ic 7486 PDF

    IC 7400

    Abstract: pin DIAGRAM OF IC 7474 d flip flop pin DIAGRAM OF IC 7474 ic D flip flop 7474 INTERNAL DIAGRAM OF IC 7474 pin configuration of d flip flip 7474 IC7400 IC-7400 7474 D flip flop free ic 7474 pin diagram
    Contextual Info: MN5610 Series FEATURES • 24 Pin Hermetically Sealed Leadless Package • Fast 13/^sec Conversion Time • ± 1/2 l_SB Linearity Over Temperature • No Missing Codes Over Temperature • Low Power 915mW Maximum • Adjustment Free No Gain or Offset Adjust Pots Required


    OCR Scan
    915mwmil-std-883mn561012-bit+1130nsecic 7400pin diagram of ic 7474 d flip floppin diagram of ic 7474ic d flip flop 7474internal diagram of ic 7474pin configuration of d flip flip 7474ic7400ic-74007474 d flip flop freeic 7474 pin diagram PDF

    7473N

    Abstract: 7400N 7401N 7402N 7403AN 7403N 7404N 7405AN 7405N 7420N
    Contextual Info: INTEGRATED CIRCUITS LIST OF COMPARABLE TYPES T T L RANGE COMMERCIAL VERSIONS Type No. 7400N 7401N 7401 AN 7402N 7403N 7403AN 7404N 7405N 7405AN 741 ON 7420N 7430N 7440N 7441 AN 7442N 7450N 7451N 7453N Mullard types FJH131 FJH231 FJH311 FJH221 FJH291 FJH301


    OCR Scan
    7400n7401n7402n7403n+77403an7404n7405n7405an7420n7430n7473n PDF

    DM8570

    Abstract: DM8520 CV 7599 diode SN7401 DM9093 54175 MT28F400B3WG-8 vox vkw DM7570 logic diagram of 74185 SN54176
    Contextual Info: Introduction Here is the new Digital Data Handbook from National. It gives complete specifications for devices useful in building nearly all types of electronic systems, from small instruments to computer designs. For information regarding newer devices introduced since the printing of this handbook, or for further


    OCR Scan
    54l/74lan-36an-37an-43+16an-45an-47an-49an-60an-61an-68dm8570dm8520cv 7599 diodesn7401dm909354175mt28f400b3wg-8 vox vkwdm7570logic diagram of 74185sn54176 PDF

    7476N

    Abstract: 7400N FJJ14 tir 101a 7401N 7402N 7403AN 7403N 7404N 7405AN
    Contextual Info: INTEGRATED CIRCUITS LIST OF COMPARABLE TYPES T T L RANGE COMMERCIAL VERSIONS Type No. 7400N 7401N 7401 AN 7402N 7403N 7403AN 7404N 7405N 7405AN 741 ON 7420N 7430N 7440N 7441 AN 7442N 7450N 7451N 7453N Mullard types Type No. Mullard types FJH131 FJH231 FJH311


    OCR Scan
    7400n7401n7402n7403n+97403an7404n7405n7405an7420n7430n7476nfjj14tir 101a PDF

    6473N

    Abstract: 7405N tir 101a 7400N 7401N 7402N 7403AN 7403N 7404N 7405AN
    Contextual Info: INTEGRATED CIRCUITS LIST OF COMPARABLE TYPES T T L RANGE C O M M E R C IA L V E R S IO N S Type No. 7400N 74 01N 7401 AN 74 02N 74 03N 7403AN 7404N 7405N 7405AN 741 ON 7420N 7430N 7440N 7441 AN 7 4 42N 7450N 7451N 7453N Mullard types FJH131 FJH231 FJH311 FJH221


    OCR Scan
    7400n7401n7402n7403n+87403an7404n7405n7405an7420n7430n6473ntir 101a PDF

    pin diagram for IC cd 1619 fm receiver

    Abstract: ic 7490 pin diagram decade counter Multiplexer IC 74151 MK50395N MK5009 counter meter mk50395 pin configuration IC 74151 ic sn7490 pin diagram Decade Counter 7490 BCD to 7-Segment MULTIPLEXER IC SN74151
    Contextual Info: MQSTEK INDUSTRIAL PRODUCTS Six-Decade Counter/Display Decoder M K 5 0 3 9 5 /6 /7 N FEATURES PIN CONNECTIONS Figure 1 □ Single power supply □ Schmitt trigger on the count input v ss ' ►1C* □ 40- - U P /D O W N SËT- “ 2C 39- ►ZERO LZ B - ►3 C


    OCR Scan
    mk50395/6/7mk50396pin diagram for ic cd 1619 fm receiveric 7490 pin diagram decade counter+8multiplexer ic 74151mk50395nmk5009counter meter mk50395pin configuration ic 74151ic sn7490 pin diagramdecade counter 7490 bcd to 7-segmentmultiplexer ic sn74151 PDF

    7486 XOR gate

    Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
    Contextual Info: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier­


    OCR Scan
    7486 xor gate8mcompxor 7486truth table 74192+64countxor 7486 gate16cudslr7472 truth table7486 xor74194 truth table PDF

    N5204

    Abstract: n5205
    Contextual Info: MN5200 Series L -i mb 50pcsec, 12-Bit MILITARY A/D C O N VERTERS M ICRO N E T W O R K S DESCRIPTION • 50/isec Maximum Conversion Time • ±1/2LSB Linearity and No Missing Codes Guaranteed Over Temperature • Small 24-Pin DIP • +1LSB Zero Error • +2LSB Absolute Accuracy


    OCR Scan
    mn520050pcsec12-bit50/isec+524-pinmil-h-38534mil-std-1772n5204n5205 PDF