vhdl code for 9 bit parity generator
Abstract: hamming code FPGA verilog code hamming hamming code vhdl code for 8 bit parity generator vhdl code hamming ecc vhdl code hamming error correction code in vhdl 7 bit hamming code block diagram code hamming
Contextual Info: Application Note: Virtex-II Pro, Virtex-4, and Virtex-5 Families R XAPP645 v2.2 August 9, 2006 Single Error Correction and Double Error Detection Author: Simon Tam Summary This application note describes the implementation of an Error Correction Control (ECC)
|
Original
|
xapp64564-bit32-bitcom/bvdocs/appnotes/xapp645+10vhdl code for 9 bit parity generatorhamming code fpgaverilog code hamminghamming codevhdl code for 8 bit parity generatorvhdl code hamming eccvhdl code hammingerror correction code in vhdl7 bit hamming codeblock diagram code hamming
|
PDF
|
SECDED
Abstract: vhdl code SECDED vhdl code 16 bit microprocessor vhdl code 16 bit processor vhdl code hamming error correction code in vhdl verilog code hamming error detection code in vhdl block diagram code hamming vhdl code 8 bit processor
Contextual Info: Application Note: CoolRunner-II CPLD Single Error Correction and Double Error Detection SECDED with CoolRunner-II CPLDs R XAPP383 (v1.1) August 1, 2003 Summary This application note describes the implementation of a single error correction, double error
|
Original
|
xapp383secdedvhdl code secdedvhdl code 16 bit microprocessor+7vhdl code 16 bit processorvhdl code hammingerror correction code in vhdlverilog code hammingerror detection code in vhdlblock diagram code hammingvhdl code 8 bit processor
|
PDF
|
vhdl code hamming ecc
Abstract: hamming encoder decoder DDR2 SDRAM ECC verilog code hamming block diagram code hamming block diagram code hamming using vhdl hamming code hamming decoder vhdl code DDR2 DIMM VHDL vhdl code hamming
Contextual Info: DDR and DDR2 SDRAM ECC Reference Design Application Note 415 Version 1.0, June 2006 Introduction This application note describes an error-correcting code ECC block for use with the Altera DDR and DDR2 SDRAM controller MegaCore functions. Altera also supplies an ECC reference design, which uses the
|
Original
|
mt9htf3272ay-53eb3vhdl code hamming ecchamming encoder decoderddr2 sdram ecc+7verilog code hammingblock diagram code hammingblock diagram code hamming using vhdlhamming codehamming decoder vhdl codeddr2 dimm vhdlvhdl code hamming
|
PDF
|
"Galois Field Multiplier" verilog
Abstract: vhdl convolution coding dds vhdl system generator REED SOLOMON Reed-Solomon CODEC viterbi convolution Reed Solomon encoder IC
Contextual Info: Conference Paper Practical Reed Solomon Design for PLD Architectures The paper discusses a fully synthesizable VHDL megafunction implementing a Reed-Solomon forward error-correcting coder/decoder optimized for programmable logic. This Reed-Solomon function is fully parameterized so that
|
Original
|
galois field multiplier" verilogvhdl convolution codingdds vhdlsystem generator reed solomon+3reed-solomon codecviterbi convolutionreed solomon encoder ic
|
PDF
|
XIP2173
Abstract: DCM-1 dcm11 error correction code in vhdl verilog implementation of error correcting code application of optical encoder Reed-Solomon Decoder verilog code XC2V500-5 CC345
Contextual Info: G.709-Compliant FEC Core CC345 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc345.ucf Testbench, test scripts Verification Tool Instantiation Templates
|
Original
|
709-compliantcc345xip2173dcm-1+6dcm11error correction code in vhdlverilog implementation of error correcting codeapplication of optical encoderreed-solomon decoder verilog codexc2v500-5
|
PDF
|
vhdl code hamming
Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
Contextual Info: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's
|
Original
|
ac273l011011101101vhdl code hammingvhdl coding for hamming code+8vhdl code for pipelined matrix multiplicationvhdl code for matrix multiplicationvhdl code hamming eccparity ecc sec-ded hamming code sramverilog code for matrix multiplicationsecdedrtax2000svhdl code secded
|
PDF
|
Reed-Solomon Decoder verilog code
Abstract: vhdl code download REED SOLOMON CD 4093 PIN DIAGRAM error correction, verilog source Reed-Solomon Decoder CD 4093 DATASHEET code of encoder and decoder in rs(255,239) code of encoder and decoder in rs(255,239) in vhd galois polynomials
Contextual Info: ispLever CORE TM Reed-Solomon Decoder User’s Guide May 2003 ipug07_02 Lattice Semiconductor Reed-Solomon Decoder User’s Guide Introduction Lattice’s Reed-Solomon Decoder core provides an ideal solution that meets the needs of today’s forward error correction applications. The Reed-Solomon Decoder core provides a customizable solution allowing forward error correction of data in many communication applications. This core allows designers to focus on the application rather
|
Original
|
ipug071-800-latticereed-solomon decoder verilog codevhdl code download reed solomon+8cd 4093 pin diagramerror correction, verilog sourcereed-solomon decodercd 4093 datasheetcode of encoder and decoder in rs(255,239code of encoder and decoder in rs(255,239) in vhdgaloispolynomials
|
PDF
|
vhdl code for ofdm
Abstract: vhdl code for ofdm transmitter OFDM Matlab code ofdm code in vhdl OFDM QPSK simulation OFDM matlab program CODES VHDL PROGRAM for ofdm vhdl code for 8 point ifft in xilinx simulation for prbs generator in matlab vhdl code for block interleaver
Contextual Info: MW_DVB-T/H_P DVB Terrestrial/Handheld Modulator Core February 5, 2008 Product Specification AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files
|
Original
|
vhdl code for ofdmvhdl code for ofdm transmitterofdm matlab codeofdm code in vhdl+6ofdm qpsk simulationofdm matlab program codesvhdl program for ofdmvhdl code for 8 point ifft in xilinxsimulation for prbs generator in matlabvhdl code for block interleaver
|
PDF
|
32Gb Nand flash toshiba
Abstract: Micron ONFI 2.2 bch verilog code SLC nand hamming code 512 bytes block diagram code hamming using vhdl vhdl code hamming ecc pdf of 32Gb Nand flash memory by toshiba verilog code for amba ahb and ocp network interface flash controller verilog code hamming code 512 bytes
Contextual Info: Support for High Speed NAND Flash memories up to 200MB/s NANDFLASHCTRL NAND Flash Memory Controller Megafunction Implements a flexible ONFI 2.2 compliant controller for NAND flash memory devices from 2 Gb and higher (single device). The full-featured core efficiently manages the read/write interactions between a master
|
Original
|
200mb/s32gb nand flash toshibamicron onfi 2.2bch verilog code+7slc nand hamming code 512 bytesblock diagram code hamming using vhdlvhdl code hamming eccpdf of 32gb nand flash memory by toshibaverilog code for amba ahb and ocp network interfaceflash controller verilog codehamming code 512 bytes
|
PDF
|
error correction code in vhdl
Abstract: LCD module in VHDL vhdl code CRC32 vhdl code for scrambler descrambler CRC-10 CRC-32 PC84 XC4000XL vhdl code scrambler
Contextual Info: Cell Delineation CC-200 January 26, 1998 C ooreEl MicroSystems CoreEl MicroSystems 4046 Clipper Court Fremont, CA 94538 USA Phone: +1 510-770-2277 Fax: +1 510-770-2288 URL: www.coreel.com E-mail: sales@coreel.com Features • Pre-defined implementation for predictable timing in
|
Original
|
cc-200error correction code in vhdllcd module in vhdlvhdl code crc32+6vhdl code for scrambler descramblercrc-10crc-32pc84xc4000xlvhdl code scrambler
|
PDF
|
16 QAM modulation verilog code
Abstract: 16 bit qpsk VHDL CODE qpsk modulation VHDL CODE vhdl code for ofdm vhdl code for qam vhdl code for 16 BIT qam error correction code in vhdl btc 144 vhdl coding for turbo code ofdm code in vhdl
Contextual Info: comtech aha corporation PRODUCT BRIEF IEEE 802.16a COMPLIANT TURBO PRODUCT CODE DECODER ASIC CORE INTRODUCTION The IEEE 802.16a standard compliant TPC core implements the Turbo Product Code also called Block Turbo Code Forward Error Correction (FEC) decoding. (A TPC Encoder core is also
|
Original
|
aha4501aha4524aha4540aha4541+11pb80216a16 qam modulation verilog code16 bit qpsk vhdl codeqpsk modulation vhdl codevhdl code for ofdmvhdl code for qamvhdl code for 16 bit qamerror correction code in vhdlbtc 144vhdl coding for turbo codeofdm code in vhdl
|
PDF
|
vhdl code for ldpc decoder
Abstract: G.975.1 XILINX vhdl code LDPC vhdl code for ldpc virtex 5 fpga utilization vhdl code for traffic light control XILINX vhdl code download LDPC vhdl code hamming LDPC encoder decoder ip core rs(255,239) FEC
Contextual Info: Application Note: Virtex-4 and Virtex-5 Platform FPGA Families Forward Error Correction on ITU-G.709 Networks using Reed-Solomon Solutions R XAPP952 v1.0 December 5, 2007 Author: Michael Francis Summary The ITU-G.709, Interface for the Optical Transport Network (OTN) standard [Ref 1] describes
|
Original
|
xapp952vhdl code for ldpc decoderg.975.1xilinx vhdl code ldpc+7vhdl code for ldpcvirtex 5 fpga utilizationvhdl code for traffic light controlxilinx vhdl code download ldpcvhdl code hammingldpc encoder decoder ip corers(255,239) fec
|
PDF
|
XILINX vhdl code REED SOLOMON encoder decoder
Abstract: Reed-Solomon Decoder verilog code verilog code for digital calculator XILINX vhdl code download REED SOLOMON Reed-Solomon Decoder XILINX vhdl code REED SOLOMON 941-740 Solomon vhdl code download REED SOLOMON viterbi convolution
Contextual Info: Reed-Solomon Decoder January 10, 2000 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features
|
Original
|
4000xxilinx vhdl code reed solomon encoder decoderreed-solomon decoder verilog codeverilog code for digital calculator+7xilinx vhdl code download reed solomonreed-solomon decoderxilinx vhdl code reed solomon941-740solomonvhdl code download reed solomonviterbi convolution
|
PDF
|
atm header error checking
Abstract: Cell phone schematic circuit atm header-error-check multiple bit cell phone CRC-10 CRC-32 PC84 XC4000XL LCD module in VHDL error correction code in vhdl
Contextual Info: Cell Delineation CC-200 January 26, 1998 C ooreEl MicroSystems CoreEl MicroSystems 46750 Fremont Blvd. #208 Fremont, CA 94538 USA Phone: +1 510-770-2277 Fax: +1 510-770-2288 URL: www.coreel.com E-mail: sales@coreel.com Features • • • • • • •
|
Original
|
cc-200atm header error checkingcell phone schematic circuitatm header-error-check multiple bit+7cell phonecrc-10crc-32pc84xc4000xllcd module in vhdlerror correction code in vhdl
|
PDF
|
|
|
XILINX vhdl code REED SOLOMON
Abstract: XILINX vhdl code REED SOLOMON encoder decoder vhdl code download REED SOLOMON vhdl code for interleaver XILINX vhdl code download REED SOLOMON 02HEX XC4000XL Schematic convolution interleaving viterbi convolution
Contextual Info: Reed-Solomon Decoder January 26, 1998 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features
|
Original
|
xilinx vhdl code reed solomonxilinx vhdl code reed solomon encoder decodervhdl code download reed solomonvhdl code for interleaver+5xilinx vhdl code download reed solomon02hexxc4000xlschematic convolution interleavingviterbi convolution
|
PDF
|
verilog hdl code for matrix multiplication
Abstract: vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code
Contextual Info: Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field programmable gate array FPGA family, RTAX-S/SL, is a highperformance, high-density, antifuse-based FPGA with embedded user static RAM (SRAM). Based on the
|
Original
|
ac319verilog hdl code for matrix multiplicationvhdl code for pipelined matrix multiplicationvhdl code hamming+7verilog code for matrix multiplicationvhdl code for matrix multiplicationvhdl code hamming edac memorycore from liberoverilog code hamminghamming code fpgavhdl coding for hamming code
|
PDF
|
design of scrambler and descrambler
Abstract: vhdl code scrambler verilog code for implementation of des error correction code in vhdl vhdl code for phase shift Descrambler vhdl code for scrambler descrambler cell phone vhdl code for pseudo random sequence generator crc 16 verilog
Contextual Info: DSD Distributed Sample Descrambler January 10, 2000 Product Specification AllianceCORE Facts CSELT S.p.A Via G. Reiss Romoli, 274 I-10148 Torino, Italy Phone: +39 011 228 7165 Fax: +39 011 228 7003 E-mail: viplibrary@cselt.it URL: www.cselt.it Features
|
Original
|
i-1014853-bitdesign of scrambler and descramblervhdl code scrambler+8verilog code for implementation of deserror correction code in vhdlvhdl code for phase shiftdescramblervhdl code for scrambler descramblercell phonevhdl code for pseudo random sequence generatorcrc 16 verilog
|
PDF
|
XAPP864
Abstract: icap UG332 sequential logic circuit experiments ML505 UG191 WP286 verilog syndrome pixel vhdl
Contextual Info: Application Note: Virtex-5 Family R SEU Strategies for Virtex-5 Devices Authors: Ken Chapman and Les Jones XAPP864 v1.0.1 March 5, 2009 Summary Xilinx devices are designed to have an inherently low susceptibility to single event upsets (SEUs). This application note provides a substantial discussion of strategies and
|
Original
|
xapp864ml505icapug332+5sequential logic circuit experimentsug191wp286verilog syndromepixel vhdl
|
PDF
|
XAPP581
Abstract: XAPP572 on error correction code in fpga in vhd RXRECCLK vhdl code fc 2 verilog code of 8 bit comparator asynchronous fifo vhdl xilinx verilog module of byte comparator
Contextual Info: Application Note: Virtex-II Pro Family R XAPP581 v1.0 October 6, 2006 Summary Design Description Virtex-II Pro RocketIO Transceiver with 3X Oversampling for 1G Fibre Channel Author: Vinod Kumar Venkatavaradan This application note describes a 3X-oversampling reference design that provides a 200 Mb/s
|
Original
|
xapp581xapp572com/bvdocs/appnotes/xapp572ug035+12com/bvdocs/userguides/ug035ug024com/bvdocs/userguides/ug024ug033ml320ml321on error correction code in fpga in vhdrxrecclkvhdl code fc 2verilog code of 8 bit comparatorasynchronous fifo vhdl xilinxverilog module of byte comparator
|
PDF
|
code iir filter in vhdl
Abstract: digital IIR Filter VHDL code xilinx vhdl code for digital clock vhdl code for ofdm VHDL code for Real Time Clock VHDL PROGRAM for ofdm ofdm matlab simulation block dvb-t matlab simulation code vhdl code for dvb-t OFDM Matlab code
Contextual Info: MW_DVB-T/H_FP DVB Terrestrial/Handheld Filter Core February 15, 2008 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files
|
Original
|
code iir filter in vhdldigital iir filter vhdl codexilinx vhdl code for digital clockvhdl code for ofdm+6vhdl code for real time clockvhdl program for ofdmofdm matlab simulation blockdvb-t matlab simulation codevhdl code for dvb-tofdm matlab code
|
PDF
|
XAPP864
Abstract: verilog hdl code for triple modular redundancy ML507 xilinx uart verilog code for spartan 3a frame_ecc ML505 RAM SEU Xilinx VIRTEX-5 xc5vlx50 ug191 uart verilog testbench
Contextual Info: Application Note: Virtex-5 Family SEU Strategies for Virtex-5 Devices Author: Ken Chapman XAPP864 v2.0 April 1, 2010 Summary Xilinx devices are designed to have an inherently low susceptibility to single event upsets (SEUs). This application note provides a substantial discussion of strategies and
|
Original
|
xapp864verilog hdl code for triple modular redundancyml507xilinx uart verilog code for spartan 3a+6frame_eccml505ram seuxilinx virtex-5 xc5vlx50ug191uart verilog testbench
|
PDF
|
vhdl code hamming
Abstract: vhdl code for modulation verilog code hamming AHA4541 vhdl code for 8 bit parity generator vhdl code for 8-bit parity generator hamming decoder vhdl code error correction code in vhdl Galaxy protocol verilog code embedded hamming code
Contextual Info: comtech aha corporation PRODUCT BRIEF Galaxy TPC Cores TURBO PRODUCT CODE ENCODER/DECODER CORES Galaxy is a core generator for Turbo Product Code TPC decoders. The generator was developed to support a broad range of forward error correction (FEC) code applications.
|
Original
|
vhdl code hammingvhdl code for modulationverilog code hammingaha4541+6vhdl code for 8 bit parity generatorvhdl code for 8-bit parity generatorhamming decoder vhdl codeerror correction code in vhdlgalaxy protocolverilog code embedded hamming code
|
PDF
|
TSMC Flash memory 0.18
Abstract: 32Gb Nand flash toshiba tsmc 0.18 flash TSMC embedded Flash ahb wrapper vhdl code ahb wrapper verilog code toshiba NAND Flash MLC TSMC Flash interface flash controller verilog code Toshiba MLC flash
Contextual Info: NANDFLASHCTRL NAND Flash Memory Controller Core Implements a flexible controller for NAND flash memory devices from 2 to 128 Gb single device . A smaller controller for up to 2 Gb devices is also available. The full-featured core efficiently manages the read/write interactions between a master
|
Original
|
fat12/16/32tsmc flash memory 0.1832gb nand flash toshibatsmc 0.18 flash+7tsmc embedded flashahb wrapper vhdl codeahb wrapper verilog codetoshiba nand flash mlctsmc flash interfaceflash controller verilog codetoshiba mlc flash
|
PDF
|
16 QAM modulation verilog code
Abstract: 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer cs3810 verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810 CS3710
Contextual Info: CS3810 TM 32 QAM Demodulator Virtual Components for the Converging World The CS3810 32 QAM broadband wireless demodulator core has been developed to provide an efficient and highly optimized solution for wireless data networks. Combined with the CS3710 32 QAM modulator core data
|
Original
|
cs3810cs3710155mbpscs5200+9ds381016 qam modulation verilog code4 qam modulator demodulator circuitryverilog code for lms adaptive equalizerverilog code for tcm decodervhdl coding for pulse width modulationvhdl coding for error correction and detectionlms adaptive filter model for fpga vhdlcs-3810
|
PDF
|
