XAPP864
Abstract: verilog hdl code for triple modular redundancy ML507 xilinx uart verilog code for spartan 3a frame_ecc ML505 RAM SEU Xilinx VIRTEX-5 xc5vlx50 ug191 uart verilog testbench
Contextual Info: Application Note: Virtex-5 Family SEU Strategies for Virtex-5 Devices Author: Ken Chapman XAPP864 v2.0 April 1, 2010 Summary Xilinx devices are designed to have an inherently low susceptibility to single event upsets (SEUs). This application note provides a substantial discussion of strategies and
|
Original
|
xapp864verilog hdl code for triple modular redundancyml507xilinx uart verilog code for spartan 3a+6frame_eccml505ram seuxilinx virtex-5 xc5vlx50ug191uart verilog testbench
|
PDF
|
XAPP864
Abstract: icap UG332 sequential logic circuit experiments ML505 UG191 WP286 verilog syndrome pixel vhdl
Contextual Info: Application Note: Virtex-5 Family R SEU Strategies for Virtex-5 Devices Authors: Ken Chapman and Les Jones XAPP864 v1.0.1 March 5, 2009 Summary Xilinx devices are designed to have an inherently low susceptibility to single event upsets (SEUs). This application note provides a substantial discussion of strategies and
|
Original
|
xapp864ml505icapug332+5sequential logic circuit experimentsug191wp286verilog syndromepixel vhdl
|
PDF
|
RAMB36SDP
Abstract: frame_ecc FIFO36 BA284 XAPP1073 A330 RAMB36E1 read back JESD89A WP332 adiru
Contextual Info: Application Note: Virtex-5 and Virtex-6 FPGA Families NSEU Mitigation in Avionics Applications Authors: Ching Hu and Suhail Zain XAPP1073 v1.0 May 17, 2010 Summary Neutron-induced single event upset (NSEU) is a known phenomenon in the memory structures of modern ICs used in terrestrial applications. With current and next-generation aircraft
|
Original
|
xapp1073ramb36sdpframe_eccfifo36+6ba284a330ramb36e1 read backjesd89awp332adiru
|
PDF
|