EDS1216CATA Search Results
EDS1216CATA Price and Stock
Micron Technology Inc EDS1216CATA-7B-ESynchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
EDS1216CATA-7B-E | 5,751 |
|
Get Quote | |||||||
Micron Technology Inc EDS1216CATA-75-ESynchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
EDS1216CATA-75-E | 5,562 |
|
Get Quote | |||||||
Micron Technology Inc EDS1216CATA-75L-ESynchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
EDS1216CATA-75L-E | 4,752 |
|
Get Quote | |||||||
Micron Technology Inc EDS1216CATA-7BL-ESynchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
EDS1216CATA-7BL-E | 4,548 |
|
Get Quote | |||||||
EDS1216CATA Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. |
Original |
EDS1216AATA, EDS1216CATA EDS1216CATA EDS1216AATA) EDS1216CATA) 54-pin 133MHz M01E0107 | |
|
Contextual Info: PRELIMINARY DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with |
Original |
EDS1216AATA, EDS1216CATA EDS1216CATA EDS1216AATA) EDS1216CATA) 54-pin 133MHz M01E0107 | |
|
Contextual Info: DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. |
Original |
EDS1216AATA, EDS1216CATA EDS1216CATA EDS1216AATA) EDS1216CATA) 54-pin 133MHz M01E0107 |