DS00008 Search Results

SMII specification

Contextual Info: Advance Data Sheet October 1999 LU3X38FTR 256-Pin PBGA OCTAL-FET Fast Ethernet Transceiver for 10Base-T/100Base-TX/FX Overview The LU3X38FTR 256-Pin PBGA is an eight-channel, single-chip complete transceiver designed specifically for dual-speed 10Base-T, 100Base-TX, and

9A104-15

Abstract: AP9A104-12VC AP9A104-12TC ap9a104-12
Contextual Info: Creation Date: 2/28/96 Revision: October 6, 1998 K lp to s _ AP9A104 • s e m ic o n d u c t o r 64K Features X 16 CMOS Static RAM the device is accomplished by bringing Chip Enable CE and Write Enable (WE) inputs LOW. If Byte Enable Low (BLE) is

9A104-15

Abstract: AP9A104-12 ap9a-104-12 AP9A104 AP9A104-12VC A14C Outline T44 L0812
Contextual Info: Kptos AP9A104 •SEMICONDUCTOR 64K x 16 CMOS Static RAM Features • Fast access times: 10, 12, 15, and 20 ns • Fast output enable access time: 3,3, 5, and 6 ns • Multiple center power and ground pins for improved noise immunity • High-performance, low-power, CMOS double-metal

cisco 2911

Abstract: K19 FET the RMII Consortium Specification W17 fet 3X38FTR LC10 LS10 MR20 MR21 MR30
Contextual Info: Preliminary Data Sheet June 2000 3X38FTR 256-Pin PBGA OCTAL-FET Fast Ethernet Transceiver for 10Base-T/100Base-TX/FX Overview The 3X38 256-Pin PBGA is an eight-channel, singlechip complete transceiver designed specifically for dual-speed 10Base-T, 100Base-TX, and 100BaseFX switches and repeaters. It supports simultaneous

Contextual Info: Creation Date: 2/28/96 Revision: 6/6/96 E l AP9A104 AP9B104 ADVANCED INFORMATION 5V and 3.3V, 64K x 16 CMOS Static RAM Features • Fast access times: 10, 12, 15, and 20 ns • Fast output enable access time: 3, 3, 5, and 6 ns • M ultiple center power and ground pins for improved