DM74AS86 Search Results

DM74AS86 Datasheets (2)

Filter by Manufacturer

Others

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
DM74AS86M		Unknown	Historical semiconductor price guide (US$ - 1998). From our catalog scanning project.	Historical	PDF	53.42KB	1
DM74AS86N		Unknown	Historical semiconductor price guide (US$ - 1998). From our catalog scanning project.	Historical	PDF	53.42KB	1

DM74AS86 Price and Stock

Filter by Manufacturer

National Semiconductor Corporation


National Semiconductor Corporation DM74AS86N XOR GATE, AS SERIES, 4-FUNC, 2-INPUT, TTL, PDIP14
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Quest Components ()	DM74AS86N		751			1 $0.81 10 $0.81 100 $0.81 1000 $0.34 10000 $0.34	Buy Now
	DM74AS86N		10			1 $2.96 10 $2.22 100 $2.22 1000 $2.22 10000 $2.22	Buy Now
Component Electronics, Inc	DM74AS86N		98			1 - 10 - 100 - 1000 - 10000 -	Buy Now
National Semiconductor Corporation DM74AS86M XOR GATE, AS SERIES, 4-FUNC, 2-INPUT, TTL, PDSO14
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Quest Components	DM74AS86M		143			1 - 10 - 100 - 1000 - 10000 -	Buy Now

DM74AS86 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
DM74AS86N Contextual Info: « 00 5JJI National Semiconductor äüm DM74AS86 Quad 2-Input Exclusive-OR Gate • Advanced oxide-isolated, ion-implanted Schottky TTL process ■ Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart	OCR Scan	dm74as86 dm74as86n	PDF
TTL 74AS86 Abstract: 74AS86 DM74AS86 62831 Contextual Info: DM54AS86/ DM74AS86 NATIONAL SEflICOND -CLOGIO b l tiS GHE H GDSltiS? 6501122 NATIONAL SEMICONDUCTOR 61C 5 1 6 2 7 National Semiconductor G \| PRELIMINARY DM54AS86/DM74AS86 Quad 2-Input Exclusive-OR Gates General Description Absolute Maximum Ratings This device co n ta in s four independent gates each of	OCR Scan	dm54as86/dm74as86 dm54as86/dm74as86 dm54as +5dm74as dm54as86 ttl 74as86 74as86 62831	PDF
DM74AS86M Abstract: DM74AS86N Contextual Info: <o 0» National Semiconductor DM74AS86 Quad 2-Input Exclusive-OR Gate • Advanced oxide-isolated, ion-implanted Schottky TTL process ■ Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart	OCR Scan	dm74as86 500ft bsd1122 00fl3037 +2dm74as86m dm74as86n	PDF
TTL 1-of-8 encoder Abstract: 74LS 2-input OR gate 74LS series logic gates 3 input nand gate 74LS series logic gates 3 input or gate 74F374SC Contextual Info: 1/2 TTL LOGIC 74F SERIES 74F SERIES • 74F: EXCELLENT SPEED/POWER CONSUMPTION COMBINATION Part Number Description SQP £ ea. Gates & Inverters 74F00SC Quad 2-Input NAND Gate 74F02SC Quad 2-Input NOR Gate 74F04SC Hex Inverter 74F08SC Quad 2-Input AND Gate	Original	74f164asc 74f194sc 74f299sc 74f350sc +1174f378sc 74f379sc 74f398sc 74f399sc 74f675asc 74f676sc ttl 1-of-8 encoder 74ls 2-input or gate 74ls series logic gates 3 input nand gate 74ls series logic gates 3 input or gate 74f374sc	PDF
DM74AS86 Abstract: AN-514 DM74AS373 DM74AS374 DM74AS533 Contextual Info: National Semiconductor Application Note 514 David Hawley R.V. Balakrishnan April 1988 ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver	Original	dm74as86 an-514 dm74as373 dm74as374 +1dm74as533	PDF
AN-514 Abstract: DM74AS373 DM74AS374 DM74AS533 Contextual Info: National Semiconductor Application Note 514 David Hawley R.V. Balakrishnan April 1988 ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver	Original	an-514 dm74as373 dm74as374 dm74as533	PDF
AN-514 Abstract: DM74AS373 DM74AS374 Contextual Info: ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver technology being used. Based on these examples, a performance analysis of the currently available high speed bus interface technologies is made in terms of their maximum attainable transfer rate on both types of backplane busses.	Original	an009633 an-514 dm74as373 dm74as374	PDF
DM74AS86 Abstract: AN-514 C1996 DM74AS240 DM74AS373 DM74AS374 DM74AS533 FUTUREBUS Contextual Info: National Semiconductor Application Note 514 David Hawley and R V Balakrishnan April 1988 ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses showing that bus throughput can be maximized by taking	Original	dm74as86 an-514 c1996 dm74as240 +4dm74as373 dm74as374 dm74as533 futurebus	PDF