DM74AS86
Abstract: AN-514 DM74AS373 DM74AS374 DM74AS533
Contextual Info: National Semiconductor Application Note 514 David Hawley R.V. Balakrishnan April 1988 ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver
|
Original
|
dm74as86an-514dm74as373dm74as374+1dm74as533
|
PDF
|
AN-514
Abstract: DM74AS373 DM74AS374 DM74AS533
Contextual Info: National Semiconductor Application Note 514 David Hawley R.V. Balakrishnan April 1988 ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver
|
Original
|
an-514dm74as373dm74as374dm74as533 |
PDF
|
AN-514
Abstract: DM74AS373 DM74AS374
Contextual Info: ABSTRACT This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus throughput can be maximized by taking into account the characteristics and limitations of the transceiver technology being used. Based on these examples, a performance analysis of the currently available high speed bus interface technologies is made in terms of their maximum attainable transfer rate on both types of backplane busses.
|
Original
|
an009633an-514dm74as373dm74as374 |
PDF
|